{"id":"https://openalex.org/W2035004026","doi":"https://doi.org/10.1145/1046192.1046219","title":"Combining low-leakage techniques for FPGA routing design","display_name":"Combining low-leakage techniques for FPGA routing design","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2035004026","doi":"https://doi.org/10.1145/1046192.1046219","mag":"2035004026"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083656325","display_name":"Andrea Lodi","orcid":"https://orcid.org/0000-0001-9269-633X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Lodi","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089473560","display_name":"Luca Ciccarelli","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Ciccarelli","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057025971","display_name":"R. Giansante","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Giansante","raw_affiliation_strings":["University of Bologna, Bologna, Italy","University of Bologna , Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna , Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083656325"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":2.9013,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90468624,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"208","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7019800543785095},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6397002339363098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6165616512298584},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5619164109230042},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5201823711395264},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4797457456588745},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45308366417884827},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43331512808799744},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.43216121196746826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34982722997665405},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31467461585998535},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21014276146888733},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17014601826667786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.166835755109787}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7019800543785095},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6397002339363098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6165616512298584},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5619164109230042},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5201823711395264},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4797457456588745},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45308366417884827},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43331512808799744},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.43216121196746826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34982722997665405},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31467461585998535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21014276146888733},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17014601826667786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.166835755109787},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1046192.1046219","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:23917","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/23917/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1557877906","https://openalex.org/W2013409221","https://openalex.org/W2016748970","https://openalex.org/W2022698427","https://openalex.org/W2039097694","https://openalex.org/W2042352336","https://openalex.org/W2076469371","https://openalex.org/W2097521167","https://openalex.org/W2103227017","https://openalex.org/W2105524902","https://openalex.org/W2123163878","https://openalex.org/W2124021899","https://openalex.org/W2126357937","https://openalex.org/W2126700722","https://openalex.org/W2128602802","https://openalex.org/W2137978438","https://openalex.org/W2150098004","https://openalex.org/W2151731855"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2069427488","https://openalex.org/W2212894501","https://openalex.org/W4281694563","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W2053448087","https://openalex.org/W2071775671"],"abstract_inverted_index":{"Reconfigurable":[0],"architectures":[1],"are":[2,107],"well":[3,81],"suited":[4,82],"for":[5,83,92,123],"wireless":[6],"applications":[7],"since":[8],"they":[9],"provide":[10],"high":[11,99,120],"performance":[12],"computation":[13],"together":[14],"with":[15,153,168],"the":[16,39,58,68,96,112,118,137],"capability":[17],"to":[18,20,25,38,47,56,71,133,170],"adapt":[19],"changing":[21],"communication":[22],"protocols.":[23],"Moving":[24],"90nm":[26],"technology":[27],"and":[28,53,125,161],"below,":[29],"FPGAs":[30],"could":[31],"suffer":[32],"from":[33],"leakage":[34,59,145],"energy":[35],"consumption":[36],"due":[37],"large":[40,93],"number":[41],"of":[42,61,114,139,151],"inactive":[43],"transistors.":[44],"We":[45,110],"propose":[46],"combine":[48],"super":[49],"cut-off,":[50],"body":[51,87],"biasing":[52,88],"multi-threshold":[54],"techniques":[55],"reduce":[57],"current":[60],"programmable":[62],"interconnections,":[63],"which":[64],"give":[65],"by":[66,146,178],"far":[67],"main":[69],"contribution":[70],"static":[72],"power":[73],"dissipation.":[74],"Super":[75],"cut-off":[76],"(gate":[77],"biasing)":[78],"technique":[79,142],"is":[80,176],"high-speed":[84],"pass-transistors,":[85],"while":[86,167],"can":[89,102],"be":[90,103],"adopted":[91],"buffers.":[94],"On":[95],"other":[97],"hand":[98],"threshold":[100],"transistors":[101,127],"used":[104],"where":[105],"delays":[106],"not":[108],"critical.":[109],"show":[111],"design":[113,136],"SRAM":[115],"cells":[116],"generating":[117],"required":[119],"swing":[121],"signals":[122],"gate-biased":[124],"body-biased":[126],"without":[128],"affecting":[129],"transistor":[130],"reliability.":[131],"Compared":[132],"a":[134,140,155,162,171],"standard":[135],"adoption":[138],"mixed":[141],"reduces":[143],"routing":[144],"more":[147],"than":[148],"one":[149],"order":[150],"magnitude":[152],"only":[154],"5%":[156],"increase":[157],"in":[158,164],"switch":[159],"delay":[160,175],"9%":[163],"tile":[165],"area,":[166],"respect":[169],"full":[172],"dual-threshold":[173],"approach,":[174],"reduced":[177],"23%.":[179]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}