{"id":"https://openalex.org/W2125561437","doi":"https://doi.org/10.1145/1046192.1046214","title":"Automated synthesis for asynchronous FPGAs","display_name":"Automated synthesis for asynchronous FPGAs","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2125561437","doi":"https://doi.org/10.1145/1046192.1046214","mag":"2125561437"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046214","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101460456","display_name":"Peng Song","orcid":"https://orcid.org/0000-0003-4405-8960"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Song Peng","raw_affiliation_strings":["Cornell University, Ithaca, NY","Cornell University (Ithaca, NY);"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University (Ithaca, NY);","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006002801","display_name":"David Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Fang","raw_affiliation_strings":["Cornell University, Ithaca, NY","Cornell University (Ithaca, NY);"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University (Ithaca, NY);","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237493","display_name":"John Teifel","orcid":"https://orcid.org/0000-0003-1682-4672"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Teifel","raw_affiliation_strings":["Cornell University, Ithaca, NY","Cornell University (Ithaca, NY);"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University (Ithaca, NY);","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002575415","display_name":"Rajit Manohar","orcid":"https://orcid.org/0000-0001-8211-6602"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajit Manohar","raw_affiliation_strings":["Cornell University, Ithaca, NY","Cornell University (Ithaca, NY);"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell University (Ithaca, NY);","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":4.3481,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.9430006,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8926116228103638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8108972311019897},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8006430864334106},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6711271405220032},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.637912392616272},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6062821745872498},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5973324179649353},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5770761966705322},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48513922095298767},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4676283001899719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42292213439941406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3980056047439575},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33097678422927856},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27137690782546997},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10583582520484924},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09802737832069397},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07540467381477356}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8926116228103638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8108972311019897},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8006430864334106},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6711271405220032},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.637912392616272},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6062821745872498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5973324179649353},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5770761966705322},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48513922095298767},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4676283001899719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42292213439941406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3980056047439575},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33097678422927856},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27137690782546997},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10583582520484924},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09802737832069397},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07540467381477356},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/1046192.1046214","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046214","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.139.2932","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.139.2932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.cornell.edu/~speng/papers/FPGA05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.225.1469","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.225.1469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.cornell.edu/%7Efang/papers/AFPGA-Synth.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.68.1846","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.1846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.cornell.edu/~rajit/ps/fpgasynth.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.72.4086","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.72.4086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vlsi.cornell.edu/~rajit/ps/fpgasynth.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1612624539","https://openalex.org/W1615690992","https://openalex.org/W1651903856","https://openalex.org/W1657311214","https://openalex.org/W1951899050","https://openalex.org/W1975165972","https://openalex.org/W2024688528","https://openalex.org/W2101849154","https://openalex.org/W2102871594","https://openalex.org/W2104105510","https://openalex.org/W2113235673","https://openalex.org/W2120757256","https://openalex.org/W2136179493","https://openalex.org/W2139637699","https://openalex.org/W2146127897","https://openalex.org/W2153625893","https://openalex.org/W2154896597","https://openalex.org/W2155327371","https://openalex.org/W2163782015","https://openalex.org/W2165024069","https://openalex.org/W2170075581","https://openalex.org/W2205944896","https://openalex.org/W2284787681","https://openalex.org/W2544832035","https://openalex.org/W4244898092","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W2146990170","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W937897205","https://openalex.org/W2380707529"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,34],"automatic":[3,63],"logic":[4,70],"synthesis":[5,64],"method":[6,15,65],"targeted":[7],"for":[8,33],"high-performance":[9],"asynchronous":[10,25,29],"FPGA":[11],"(AFPGA)":[12],"architectures.":[13],"Our":[14],"transforms":[16],"sequential":[17],"programs":[18],"as":[19,21],"well":[20],"high-level":[22],"descriptions":[23],"of":[24,60,90],"circuits":[26,38],"into":[27],"fine-grain":[28],"process":[30],"netlists":[31],"suitable":[32],"AFPGA.":[35],"The":[36],"resulting":[37],"are":[39],"inherently":[40],"pipelined,":[41],"and":[42,53,72],"can":[43],"be":[44],"physically":[45],"mapped":[46],"onto":[47],"our":[48,62],"AFPGA":[49],"with":[50],"standard":[51],"partitioning":[52],"place-and-route":[54],"algorithms.":[55],"For":[56],"a":[57,83],"wide":[58],"variety":[59],"benchmarks,":[61],"not":[66],"only":[67],"yields":[68],"comparable":[69],"densities":[71],"performance":[73,89],"to":[74,86],"those":[75],"achieved":[76],"by":[77],"hand":[78],"placement,":[79],"but":[80],"also":[81],"attains":[82],"throughput":[84],"close":[85],"the":[87,91],"peak":[88],"FPGA.":[92]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}