{"id":"https://openalex.org/W1967180584","doi":"https://doi.org/10.1145/1046192.1046210","title":"Design of programmable interconnect for sublithographic programmable logic arrays","display_name":"Design of programmable interconnect for sublithographic programmable logic arrays","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W1967180584","doi":"https://doi.org/10.1145/1046192.1046210","mag":"1967180584"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046210","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andr\u00e9 DeHon","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA","[California Institute of Technology, Pasadena, CA]"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"[California Institute of Technology, Pasadena, CA]","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087585086"],"corresponding_institution_ids":["https://openalex.org/I122411786"],"apc_list":null,"apc_paid":null,"fwci":11.2455,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.98654989,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.7535017132759094},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.7167124152183533},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7110391855239868},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.7059780359268188},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.704964280128479},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.69771409034729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5866204500198364},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5793857574462891},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5629868507385254},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5612331032752991},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5468215942382812},{"id":"https://openalex.org/keywords/computational-lithography","display_name":"Computational lithography","score":0.4866710305213928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4615938663482666},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45762714743614197},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4557369351387024},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4298182427883148},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42336535453796387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36203765869140625},{"id":"https://openalex.org/keywords/multiple-patterning","display_name":"Multiple patterning","score":0.3530980944633484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33965498208999634},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23315566778182983},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.22783085703849792},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.15622469782829285},{"id":"https://openalex.org/keywords/resist","display_name":"Resist","score":0.15161368250846863},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10589221119880676},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08131268620491028}],"concepts":[{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.7535017132759094},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.7167124152183533},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7110391855239868},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.7059780359268188},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.704964280128479},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.69771409034729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5866204500198364},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5793857574462891},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5629868507385254},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5612331032752991},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5468215942382812},{"id":"https://openalex.org/C182873914","wikidata":"https://www.wikidata.org/wiki/Q5157329","display_name":"Computational lithography","level":5,"score":0.4866710305213928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4615938663482666},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45762714743614197},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4557369351387024},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4298182427883148},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42336535453796387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36203765869140625},{"id":"https://openalex.org/C177409738","wikidata":"https://www.wikidata.org/wiki/Q1917460","display_name":"Multiple patterning","level":4,"score":0.3530980944633484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33965498208999634},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23315566778182983},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.22783085703849792},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.15622469782829285},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.15161368250846863},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10589221119880676},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08131268620491028},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1046192.1046210","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046210","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:authors.library.caltech.edu:66287","is_oa":false,"landing_page_url":"https://authors.library.caltech.edu/66287/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Book Section"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.137.7489","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.7489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ic.ese.upenn.edu/pdf/inanopla_fpga2005.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.434.6760","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.434.6760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.iastate.edu/~zambreno/classes/cpre583/documents/Deh05A.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W10024309","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1583136220","https://openalex.org/W1705886065","https://openalex.org/W1830708738","https://openalex.org/W1966573088","https://openalex.org/W1985555064","https://openalex.org/W1999567786","https://openalex.org/W2005261685","https://openalex.org/W2005485153","https://openalex.org/W2005578936","https://openalex.org/W2007049691","https://openalex.org/W2009542643","https://openalex.org/W2019168991","https://openalex.org/W2019219628","https://openalex.org/W2022829874","https://openalex.org/W2030496130","https://openalex.org/W2043557016","https://openalex.org/W2049650033","https://openalex.org/W2050111978","https://openalex.org/W2061991384","https://openalex.org/W2063782027","https://openalex.org/W2072104361","https://openalex.org/W2088915729","https://openalex.org/W2089005749","https://openalex.org/W2092333682","https://openalex.org/W2095743153","https://openalex.org/W2100903675","https://openalex.org/W2108030226","https://openalex.org/W2135180318","https://openalex.org/W2138840350","https://openalex.org/W2139399616","https://openalex.org/W2139637699","https://openalex.org/W2141332278","https://openalex.org/W2144087168","https://openalex.org/W2151612258","https://openalex.org/W2154130651","https://openalex.org/W2162983760","https://openalex.org/W2167086449","https://openalex.org/W2275304190","https://openalex.org/W2951062193","https://openalex.org/W3209132122","https://openalex.org/W4388892785","https://openalex.org/W6600394742","https://openalex.org/W6630623413","https://openalex.org/W6631410163","https://openalex.org/W6666660909","https://openalex.org/W6675137158"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W133576369","https://openalex.org/W4389045693","https://openalex.org/W2764789987","https://openalex.org/W2054740893"],"abstract_inverted_index":{"Sublithographic":[0],"Programmable":[1],"Logic":[2],"Arrays":[3],"can":[4,38],"be":[5,39],"interconnected":[6],"and":[7,62,83,107],"restored":[8],"using":[9],"nanoscale":[10],"wires.":[11],"Building":[12],"on":[13],"a":[14,42,53],"hybrid":[15],"of":[16,59,125],"bottom-up":[17],"assembly":[18],"techniques":[19,73],"supported":[20],"by":[21],"conventional":[22,81],"lithographic":[23,60],"patterning,":[24],"we":[25,96],"show":[26,108],"how":[27],"modest-sized":[28],"PLA":[29],"logic":[30],"blocks,":[31],"which":[32,56],"are":[33,75,84],"efficient":[34],"for":[35,103],"implementing":[36],"logic,":[37],"organized":[40],"into":[41],"segmented,":[43],"Manhattan":[44],"mesh":[45],"interconnection":[46],"scheme.":[47],"The":[48],"resulting":[49],"programmable":[50],"architecture":[51],"has":[52],"macro-scale":[54],"view":[55],"is":[57],"reminiscent":[58],"FPGA":[61],"CPLD":[63],"designs":[64],"despite":[65],"the":[66,69,91,100],"fact":[67],"that":[68,109],"low-level,":[70],"sublithographic":[71,105],"fabrication":[72],"used":[74],"much":[76],"more":[77],"highly":[78],"constrained":[79],"than":[80,129],"lithography":[82],"prone":[85],"to":[86,98,114,119,122],"high":[87],"defect":[88],"rates.":[89],"Using":[90],"Toronto":[92],"20":[93],"benchmark":[94],"set,":[95],"begin":[97],"explore":[99],"design":[101],"space":[102],"these":[104],"architectures":[106],"they":[110],"may":[111],"allow":[112],"us":[113],"exploit":[115],"nanowire":[116],"building":[117],"blocks":[118],"reach":[120],"one":[121],"two":[123],"orders":[124],"magnitude":[126],"greater":[127],"density":[128],"22nm":[130],"CMOS":[131],"lithography.":[132]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}