{"id":"https://openalex.org/W2024080903","doi":"https://doi.org/10.1145/1046192.1046207","title":"An FPGA-based VLIW processor with custom hardware execution","display_name":"An FPGA-based VLIW processor with custom hardware execution","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2024080903","doi":"https://doi.org/10.1145/1046192.1046207","mag":"2024080903"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046207","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alex K. Jones","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113681691","display_name":"Raymond R. Hoare","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raymond Hoare","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027363123","display_name":"Dara Kusic","orcid":"https://orcid.org/0000-0001-8432-9740"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dara Kusic","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111855207","display_name":"Joshua Fazekas","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Fazekas","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000152156","display_name":"John M. Foster","orcid":"https://orcid.org/0000-0002-6558-1550"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Foster","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA","[University of Pittsburgh, Pittsburgh, PA]"],"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, Pittsburgh, PA]","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030875484"],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":7.4765,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.97406463,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9341163039207458},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9006028175354004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8419342041015625},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7385637760162354},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6584406495094299},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5570996999740601},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5110832452774048},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.495842307806015},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.47994330525398254},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44701775908470154},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.43577420711517334},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4283595085144043},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38491374254226685}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9341163039207458},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9006028175354004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8419342041015625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7385637760162354},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6584406495094299},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5570996999740601},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5110832452774048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.495842307806015},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.47994330525398254},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44701775908470154},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.43577420711517334},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4283595085144043},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38491374254226685}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1046192.1046207","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1511879361","https://openalex.org/W1557344879","https://openalex.org/W1887556625","https://openalex.org/W1968131156","https://openalex.org/W1974169079","https://openalex.org/W2034147186","https://openalex.org/W2090068045","https://openalex.org/W2104683808","https://openalex.org/W2105524531","https://openalex.org/W2114691002","https://openalex.org/W2115679662","https://openalex.org/W2122992089","https://openalex.org/W2123486165","https://openalex.org/W2139502865","https://openalex.org/W2140928152","https://openalex.org/W2141227720","https://openalex.org/W2142490124","https://openalex.org/W2143285114","https://openalex.org/W2152958194","https://openalex.org/W2162500743","https://openalex.org/W2171134029","https://openalex.org/W2541922288","https://openalex.org/W3143533263","https://openalex.org/W4238344558","https://openalex.org/W4239726226","https://openalex.org/W4252628293","https://openalex.org/W6639711652","https://openalex.org/W6675486324"],"related_works":["https://openalex.org/W2024080903","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2116296227","https://openalex.org/W2050874000","https://openalex.org/W2163046274","https://openalex.org/W134967625","https://openalex.org/W2084471986"],"abstract_inverted_index":{"The":[0,109,119],"capability":[1,64],"and":[2,46,71,81,105,157,177],"heterogeneity":[3],"of":[4,19,101,131,167,175],"new":[5,17],"FPGA":[6],"(Field":[7],"Programmable":[8],"Gate":[9],"Array)":[10],"devices":[11,24],"continues":[12],"to":[13,32,39,65],"increase":[14],"with":[15,62,148],"each":[16],"line":[18],"devices.":[20],"Efficiently":[21],"programming":[22],"these":[23],"is":[25],"increasing":[26],"in":[27,90],"difficulty.":[28],"However,":[29],"FPGAs":[30],"continue":[31],"be":[33],"utilized":[34],"for":[35,87,94,161,164,171,181],"algorithms":[36],"traditionally":[37],"targeted":[38],"embedded":[40],"DSP":[41,133],"microprocessors":[42],"such":[43],"as":[44,152,154],"signal":[45,135,182],"image":[47],"processing":[48,61,183],"applications.This":[49],"paper":[50],"presents":[51],"an":[52,114,172],"architecture":[53,96,110],"that":[54,138,144],"combines":[55],"VLIW":[56,102,147],"(Very":[57],"Large":[58],"Instruction":[59],"Word)":[60],"the":[63,95,186],"introduce":[66],"application":[67],"specific":[68],"customized":[69],"instructions":[70],"complex":[72],"hardware":[73,149],"functions.":[74],"To":[75],"support":[76],"this":[77],"architecture,":[78],"a":[79,128,165],"compilation":[80],"design":[82,92],"automation":[83],"flow":[84],"are":[85],"described":[86],"programs":[88],"written":[89],"C.Several":[91],"tradeoffs":[93],"were":[97],"examined":[98],"including":[99],"number":[100,130],"functional":[103],"units":[104],"register":[106],"file":[107],"size.":[108],"was":[111,123],"implemented":[112],"on":[113,159,179],"Altera":[115],"Stratix":[116,120],"II":[117,121],"FPGA.":[118],"device":[122],"selected":[124],"because":[125],"it":[126],"offers":[127],"large":[129],"high-speed":[132],"(digital":[134],"processing)":[136],"blocks":[137],"execute":[139],"multiply":[140],"accumulate":[141],"operations.We":[142],"show":[143],"our":[145],"combined":[146],"functions":[150],"exhibit":[151],"much":[153],"230X":[155],"speedup":[156,174],"63X":[158],"average":[160,180],"computational":[162],"kernels":[163],"set":[166],"benchmarks.":[168],"This":[169],"allows":[170],"overall":[173],"30X":[176],"12X":[178],"benchmarks":[184],"from":[185],"MediaBench.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}