{"id":"https://openalex.org/W2152567198","doi":"https://doi.org/10.1145/1046192.1046203","title":"Floating-point sparse matrix-vector multiply for FPGAs","display_name":"Floating-point sparse matrix-vector multiply for FPGAs","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2152567198","doi":"https://doi.org/10.1145/1046192.1046203","mag":"2152567198"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.7907/fccd-fa51","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064579217","display_name":"Michael deLorimier","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael deLorimier","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 DeHon","raw_affiliation_strings":["California Institute of Technology, Pasadena, CA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, Pasadena, CA","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064579217"],"corresponding_institution_ids":["https://openalex.org/I122411786"],"apc_list":null,"apc_paid":null,"fwci":15.8282,"has_fulltext":false,"cited_by_count":160,"citation_normalized_percentile":{"value":0.99485173,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8117386102676392},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.7725140452384949},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.7552754878997803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7231408953666687},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7055859565734863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6907179951667786},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.6536074876785278},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6488590836524963},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.5595332980155945},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5503494143486023},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5176692008972168},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4900587797164917},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.446962833404541},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.41432204842567444},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.349859356880188},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3171798288822174},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1311267912387848},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.07352569699287415},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06769010424613953}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8117386102676392},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.7725140452384949},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.7552754878997803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7231408953666687},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7055859565734863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6907179951667786},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.6536074876785278},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6488590836524963},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.5595332980155945},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5503494143486023},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5176692008972168},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4900587797164917},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.446962833404541},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.41432204842567444},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.349859356880188},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3171798288822174},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1311267912387848},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.07352569699287415},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06769010424613953},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1046192.1046203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:thesis.library.caltech.edu:1776","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402402","display_name":"CaltechTHESIS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},{"id":"pmh:oai:authors.library.caltech.edu:70921","is_oa":false,"landing_page_url":"https://resolver.caltech.edu/CaltechAUTHORS:20161006-130031306","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Book Section"},{"id":"doi:10.7907/fccd-fa51","is_oa":true,"landing_page_url":"https://doi.org/10.7907/fccd-fa51","pdf_url":null,"source":{"id":"https://openalex.org/S7407050848","display_name":"Caltech Library","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"doi:10.7907/fccd-fa51","is_oa":true,"landing_page_url":"https://doi.org/10.7907/fccd-fa51","pdf_url":null,"source":{"id":"https://openalex.org/S7407050848","display_name":"Caltech Library","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W12081373","https://openalex.org/W1568503047","https://openalex.org/W1576347883","https://openalex.org/W1970296212","https://openalex.org/W1990313671","https://openalex.org/W2007480409","https://openalex.org/W2080285119","https://openalex.org/W2095938854","https://openalex.org/W2101047469","https://openalex.org/W2104120668","https://openalex.org/W2109859355","https://openalex.org/W2113212295","https://openalex.org/W2115002670","https://openalex.org/W2158583421","https://openalex.org/W2167868137","https://openalex.org/W3044911583","https://openalex.org/W4238344558","https://openalex.org/W4320800818","https://openalex.org/W6683579492","https://openalex.org/W7026635939"],"related_works":["https://openalex.org/W2116803521","https://openalex.org/W1564887326","https://openalex.org/W2169016399","https://openalex.org/W3215589575","https://openalex.org/W2000092506","https://openalex.org/W1589067093","https://openalex.org/W2363539709","https://openalex.org/W2541658314","https://openalex.org/W2462751277","https://openalex.org/W2156524298"],"abstract_inverted_index":{"Large,":[0],"high":[1,5,76],"density":[2],"FPGAs":[3,69],"with":[4],"local":[6],"distributed":[7],"memory":[8],"bandwidth":[9],"surpass":[10],"the":[11,33,86],"peak":[12,25,53],"floating-point":[13,26,54,80],"performance":[14,27,55],"of":[15,51],"high-end,":[16],"general-purpose":[17],"processors.":[18],"Microprocessors":[19],"do":[20],"not":[21,43],"deliver":[22],"near":[23,78],"their":[24,52],"on":[28,67],"efficient":[29],"algorithms":[30],"that":[31,72],"use":[32],"Sparse":[34],"Matrix-Vector":[35],"Multiply":[36],"(SMVM)":[37],"kernel.":[38],"In":[39],"fact,":[40],"it":[41,73],"is":[42],"uncommon":[44],"for":[45,96,107],"microprocessors":[46],"to":[47],"yield":[48],"only":[49],"10--20%":[50],"when":[56],"computing":[57],"SMVM.":[58],"We":[59],"develop":[60],"and":[61,70,102],"analyze":[62],"a":[63,97],"scalable":[64],"SMVM":[65],"implementation":[66],"modern":[68],"show":[71],"can":[74],"sustain":[75],"throughput,":[77],"peak,":[79],"performance.":[81],"For":[82],"benchmark":[83],"matrices":[84],"from":[85],"Matrix":[87],"Market":[88],"Suite":[89],"we":[90],"project":[91],"1.5":[92],"double":[93,104],"precision":[94,105],"Gflops/FPGA":[95],"single":[98],"Virtex":[99,109],"II":[100],"6000-4":[101],"12":[103],"Gflops":[106],"16":[108],"IIs":[110],"(750Mflops/FPGA).":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}