{"id":"https://openalex.org/W2058686619","doi":"https://doi.org/10.1145/1046192.1046194","title":"Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits","display_name":"Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits","publication_year":2005,"publication_date":"2005-02-20","ids":{"openalex":"https://openalex.org/W2058686619","doi":"https://doi.org/10.1145/1046192.1046194","mag":"2058686619"},"language":"en","primary_location":{"id":"doi:10.1145/1046192.1046194","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068830776","display_name":"Andy Ye","orcid":"https://orcid.org/0000-0002-2959-5736"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andy Ye","raw_affiliation_strings":["University of Toronto, Toronto, Ontario, Canada","* University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"* University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["University of Toronto, Toronto, Ontario, Canada","* University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"* University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068830776"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":3.6276,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92657889,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9823694229125977},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8160767555236816},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7999262809753418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7099125385284424},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.494351863861084},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.480771005153656},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4667373597621918},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42131370306015015},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38543522357940674},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3330514430999756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18084439635276794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08295810222625732}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9823694229125977},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8160767555236816},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7999262809753418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7099125385284424},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.494351863861084},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.480771005153656},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4667373597621918},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42131370306015015},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38543522357940674},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3330514430999756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18084439635276794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08295810222625732}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1046192.1046194","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1046192.1046194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.74.3323","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.3323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/yefpga05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.910","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/yetvlsi06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W124656286","https://openalex.org/W1481821439","https://openalex.org/W1523051745","https://openalex.org/W1607821725","https://openalex.org/W1674272258","https://openalex.org/W1887556625","https://openalex.org/W1998449406","https://openalex.org/W1999062853","https://openalex.org/W2007049691","https://openalex.org/W2072249022","https://openalex.org/W2083868341","https://openalex.org/W2090068045","https://openalex.org/W2094806828","https://openalex.org/W2097950173","https://openalex.org/W2098339745","https://openalex.org/W2098378442","https://openalex.org/W2104449965","https://openalex.org/W2107701025","https://openalex.org/W2109462901","https://openalex.org/W2113534515","https://openalex.org/W2113645429","https://openalex.org/W2114514951","https://openalex.org/W2115150830","https://openalex.org/W2120397377","https://openalex.org/W2120428171","https://openalex.org/W2130227050","https://openalex.org/W2137925229","https://openalex.org/W2140998818","https://openalex.org/W2144853876","https://openalex.org/W2150098004","https://openalex.org/W2154356865","https://openalex.org/W2163599210","https://openalex.org/W2165099691","https://openalex.org/W2168225933","https://openalex.org/W2353856190","https://openalex.org/W6639711652"],"related_works":["https://openalex.org/W2113434540","https://openalex.org/W2154356865","https://openalex.org/W2140956115","https://openalex.org/W3146360095","https://openalex.org/W2534209688","https://openalex.org/W4230329051","https://openalex.org/W4231072303","https://openalex.org/W2109128256","https://openalex.org/W3150659358","https://openalex.org/W2110265185"],"abstract_inverted_index":{"Abstract\u2014As":[0],"the":[1,77,102,130,139,144,151],"logic":[2],"capacity":[3],"of":[4,26,34,123,133,156],"field-programmable":[5,164],"gate":[6,165],"arrays":[7,166],"(FPGAs)":[8],"increases,":[9],"they":[10],"are":[11,41],"increasingly":[12],"being":[13],"used":[14],"to":[15,53,59,87,97],"implement":[16],"large":[17,24],"arithmetic-intensive":[18],"applications,":[19],"which":[20,40,81,116],"often":[21],"contain":[22],"a":[23],"proportion":[25,155],"datapath":[27,30,55,89,114,162],"circuits.":[28],"Since":[29],"circuits":[31],"usually":[32],"consist":[33],"regularly":[35,45],"structured":[36,46],"components":[37],"(called":[38,48],"bitslices)":[39],"connected":[42],"together":[43],"by":[44],"signals":[47],"buses),":[49],"it":[50],"is":[51,92],"possible":[52],"utilize":[54],"regularity":[56],"in":[57,85],"order":[58,86],"achieve":[60,107],"significant":[61],"area":[62,110,121,146,153],"savings":[63,122],"through":[64],"FPGA":[65,73,99,120],"architectural":[66,136],"innovations.":[67],"This":[68,125],"paper":[69,126],"describes":[70],"such":[71],"an":[72,118],"routing":[74,79,100,104,109,141,170],"architecture,":[75,80],"called":[76],"multibit":[78,103],"employs":[82],"busbased":[83],"connections":[84],"exploit":[88],"regularity.":[90],"It":[91],"experimentally":[93],"shown":[94],"that,":[95],"compared":[96],"conventional":[98],"architectures,":[101],"architecture":[105,142],"can":[106],"14%":[108],"reduction":[111],"for":[112,138],"implementing":[113],"circuits,":[115],"represents":[117],"overall":[119],"10%.":[124],"also":[127],"empirically":[128],"determines":[129],"best":[131],"values":[132,149],"several":[134],"important":[135],"parameters":[137],"new":[140],"including":[143],"most":[145,152],"efficient":[147,154],"granularity":[148],"and":[150],"bus-based":[157],"connections.":[158],"Index":[159],"Terms\u2014Area":[160],"efficiency,":[161],"regularity,":[163],"(FPGAs),":[167],"reconfigurable":[168],"fabric,":[169],"architecture.":[171],"I.":[172]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}