{"id":"https://openalex.org/W1994028288","doi":"https://doi.org/10.1145/1044111.1044121","title":"An efficient algorithm for finding the minimal-area FPGA technology mapping","display_name":"An efficient algorithm for finding the minimal-area FPGA technology mapping","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1994028288","doi":"https://doi.org/10.1145/1044111.1044121","mag":"1994028288"},"language":"en","primary_location":{"id":"doi:10.1145/1044111.1044121","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1044111.1044121","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055151952","display_name":"Chi\u2010Chou Kao","orcid":"https://orcid.org/0000-0003-3174-9367"},"institutions":[{"id":"https://openalex.org/I1309796872","display_name":"National Pingtung University","ror":"https://ror.org/03z698x91","country_code":"TW","type":"education","lineage":["https://openalex.org/I1309796872"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Chou Kao","raw_affiliation_strings":["National Pingtung Institute of Commerce, Pingtung, Taiwan","National Pingtung Institute of Commerce Pingtung, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Pingtung Institute of Commerce, Pingtung, Taiwan","institution_ids":["https://openalex.org/I1309796872"]},{"raw_affiliation_string":"National Pingtung Institute of Commerce Pingtung, Taiwan#TAB#","institution_ids":["https://openalex.org/I1309796872"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112046582","display_name":"Yen\u2010Tai Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Tai Lai","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5842,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8351705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"10","issue":"1","first_page":"168","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7940478324890137},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7552295923233032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.7498956918716431},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6944706439971924},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6906978487968445},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.6673104763031006},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5243195295333862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7940478324890137},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7552295923233032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.7498956918716431},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6944706439971924},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6906978487968445},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.6673104763031006},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5243195295333862},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1044111.1044121","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1044111.1044121","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1985457698","https://openalex.org/W2021709993","https://openalex.org/W2093176534","https://openalex.org/W2096466247","https://openalex.org/W2099795383","https://openalex.org/W2101952163","https://openalex.org/W2105388068","https://openalex.org/W2105715355","https://openalex.org/W2108914609","https://openalex.org/W2111462685","https://openalex.org/W2117956479","https://openalex.org/W2118615994","https://openalex.org/W2131713326","https://openalex.org/W2137806747","https://openalex.org/W2138168080","https://openalex.org/W2138265054","https://openalex.org/W2140087626","https://openalex.org/W2151236218","https://openalex.org/W2159070575","https://openalex.org/W2159352256","https://openalex.org/W2160844740","https://openalex.org/W2160903885","https://openalex.org/W2167328871","https://openalex.org/W2170724932","https://openalex.org/W2171775842","https://openalex.org/W2535919346","https://openalex.org/W4240866746","https://openalex.org/W4319870579"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W2028665553","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"Minimum":[0],"area":[1],"is":[2,20,77,91,102],"one":[3],"of":[4,51,53,74,95,117,146,155],"the":[5,33,49,54,64,92,98,109,124,128,137,153],"important":[6],"objectives":[7],"in":[8,29,97],"technology":[9,36],"mapping":[10,37],"for":[11,32,106],"lookup":[12],"table-based":[13],"field-progrmmable":[14],"gate":[15,40],"arrays":[16],"(FPGAs).":[17],"Although":[18],"there":[19],"an":[21,26,59,114],"algorithm":[22,60,76,111,126],"that":[23,104,139],"can":[24,45,112,140],"find":[25,113,136],"optimal":[27,115],"solution":[28,66,116],"polynomial":[30],"time":[31,43,69,72],"minimal-area":[34],"FPGA":[35],"problem":[38],"without":[39],"duplication,":[41],"its":[42],"complexity":[44,73],"grow":[46],"exponentially":[47],"with":[48,61,127],"number":[50,94],"inputs":[52],"lookup-tables.":[55],"This":[56],"article":[57],"proposes":[58],"approximate":[62],"to":[63,80,135],"area-optimal":[65],"and":[67],"lower":[68],"complexity.":[70],"The":[71,149],"this":[75],"proven":[78],"theoretically":[79],"be":[81,141],"bounded":[82],"by":[83],"O":[84],"(":[85],"n":[86,90],"3":[87],"),":[88],"where":[89],"total":[93],"gates":[96,138],"given":[99,119],"circuit.":[100],"It":[101],"shown":[103],"except":[105],"some":[107],"cases":[108],"proposed":[110,125],"a":[118,144],"problem.":[120],"We":[121],"have":[122],"combined":[123],"existing":[129],"postprocessing":[130],"procedures":[131],"which":[132],"are":[133],"used":[134],"duplicated":[142],"on":[143],"set":[145],"benchmark":[147],"examples.":[148],"experimental":[150],"results":[151],"demonstrate":[152],"effectiveness":[154],"our":[156],"algorithm.":[157]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
