{"id":"https://openalex.org/W2079702144","doi":"https://doi.org/10.1145/1044111.1044114","title":"Bipartitioning and encoding in low-power pipelined circuits","display_name":"Bipartitioning and encoding in low-power pipelined circuits","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2079702144","doi":"https://doi.org/10.1145/1044111.1044114","mag":"2079702144"},"language":"en","primary_location":{"id":"doi:10.1145/1044111.1044114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1044111.1044114","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026137532","display_name":"Shanq-Jang Ruan","orcid":"https://orcid.org/0000-0003-1075-8512"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shanq-Jang Ruan","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054086761","display_name":"Kun-Lin Tsai","orcid":"https://orcid.org/0000-0002-1317-6019"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Lin Tsai","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064183605","display_name":"Edwin Naroska","orcid":"https://orcid.org/0009-0004-8742-4566"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Edwin Naroska","raw_affiliation_strings":["University of Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"University of Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017526842","display_name":"Feipei Lai","orcid":"https://orcid.org/0000-0001-7147-8122"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Feipei Lai","raw_affiliation_strings":["National Taiwan Univerisity, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan Univerisity, Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026137532"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.7257,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74435716,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"10","issue":"1","first_page":"24","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7717134952545166},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7148156762123108},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6784376502037048},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6009032726287842},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5689269304275513},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5152135491371155},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4973333179950714},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47598496079444885},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.46213001012802124},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41864490509033203},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28959810733795166},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1612158715724945},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1141827404499054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07956171035766602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7717134952545166},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7148156762123108},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6784376502037048},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6009032726287842},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5689269304275513},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5152135491371155},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4973333179950714},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47598496079444885},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.46213001012802124},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41864490509033203},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28959810733795166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1612158715724945},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1141827404499054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07956171035766602},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1044111.1044114","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1044111.1044114","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.9026","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.9026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.it.irf.uni-dortmund.de/IT/Publikationen/pdf/RTN05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1588764976","https://openalex.org/W1950155314","https://openalex.org/W1994298038","https://openalex.org/W2066179021","https://openalex.org/W2106157873","https://openalex.org/W2111485030","https://openalex.org/W2115283580","https://openalex.org/W2129183345","https://openalex.org/W2142612120","https://openalex.org/W2169613818","https://openalex.org/W2567389468","https://openalex.org/W2615428366","https://openalex.org/W2914931491","https://openalex.org/W3148722492","https://openalex.org/W4232580036","https://openalex.org/W4249444943"],"related_works":["https://openalex.org/W2134549436","https://openalex.org/W233224440","https://openalex.org/W2160236198","https://openalex.org/W2106178922","https://openalex.org/W2146706946","https://openalex.org/W4248668797","https://openalex.org/W2102947497","https://openalex.org/W2111485030","https://openalex.org/W4243084447","https://openalex.org/W2125651818"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3,43],"present":[4],"a":[5,45,79],"bipartition":[6,16,103,141],"dual-encoding":[7,104],"architecture":[8],"for":[9,76,95,111,117,148],"low-power":[10],"pipelined":[11,149],"circuits.":[12,150],"We":[13,83],"exploit":[14],"the":[15,36,53,66,73,85,112,118,125,132],"approach":[17],"as":[18,20],"well":[19],"encoding":[21,93,143],"techniques":[22,144],"to":[23,71,145],"reduce":[24,107],"power":[25,108,120,147],"dissipation":[26],"not":[27],"only":[28],"of":[29,35,55,58,68,87,127],"combinational":[30,90],"logic":[31],"blocks":[32],"but":[33],"also":[34],"pipeline":[37,113],"registers.":[38],"Based":[39],"on":[40,122,140],"Shannon":[41],"expansion,":[42],"partition":[44],"given":[46],"circuit":[47],"into":[48],"two":[49],"subcircuits":[50,60,70],"such":[51],"that":[52,102,135],"number":[54],"different":[56,89],"outputs":[57],"both":[59,69],"are":[61],"reduced,":[62],"and":[63,92,115,142],"then":[64],"encode":[65],"output":[67],"minimize":[72],"Hamming":[74],"distance":[75],"transitions":[77],"with":[78],"high":[80],"switching":[81],"probability.":[82],"measure":[84],"benefits":[86],"four":[88],"bipartitioning":[91],"architectures":[94],"comparison.":[96],"The":[97],"transistor-level":[98],"simulation":[99],"results":[100],"show":[101],"can":[105],"effectively":[106],"by":[109],"72.7%":[110],"registers":[114],"27.1%":[116],"total":[119],"consumption":[121],"average.":[123],"To":[124],"best":[126],"our":[128],"knowledge,":[129],"it":[130],"is":[131],"first":[133],"work":[134],"presents":[136],"an":[137],"in-depth":[138],"study":[139],"optimize":[146]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}