{"id":"https://openalex.org/W1986202204","doi":"https://doi.org/10.1145/1024295.1024297","title":"A case for shared instruction cache on chip multiprocessors running OLTP","display_name":"A case for shared instruction cache on chip multiprocessors running OLTP","publication_year":2003,"publication_date":"2003-09-27","ids":{"openalex":"https://openalex.org/W1986202204","doi":"https://doi.org/10.1145/1024295.1024297","mag":"1986202204"},"language":"en","primary_location":{"id":"doi:10.1145/1024295.1024297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1024295.1024297","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054552830","display_name":"Partha Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Partha Kundu","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018033573","display_name":"Murali Annavaram","orcid":"https://orcid.org/0000-0002-4633-6867"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Murali Annavaram","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005125887","display_name":"Trung Diep","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Trung Diep","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007315039","display_name":"John Paul Shen","orcid":"https://orcid.org/0000-0003-4588-2775"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Shen","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.9915,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76145502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"32","issue":"3","first_page":"11","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8563135862350464},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7375684976577759},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.7241297960281372},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7075967192649841},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6725847721099854},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6460998058319092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6312722563743591},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.6155039072036743},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5963776111602783},{"id":"https://openalex.org/keywords/online-transaction-processing","display_name":"Online transaction processing","score":0.590638279914856},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5344891548156738},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.4659028947353363},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4348946213722229},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2509402334690094},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.20616841316223145},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.13289663195610046},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.10547953844070435}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8563135862350464},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7375684976577759},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.7241297960281372},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7075967192649841},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6725847721099854},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6460998058319092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6312722563743591},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.6155039072036743},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5963776111602783},{"id":"https://openalex.org/C191087605","wikidata":"https://www.wikidata.org/wiki/Q1501395","display_name":"Online transaction processing","level":4,"score":0.590638279914856},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5344891548156738},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.4659028947353363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4348946213722229},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2509402334690094},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.20616841316223145},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.13289663195610046},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.10547953844070435}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1024295.1024297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1024295.1024297","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.109.7267","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.109.7267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.usc.edu/dept/ee/scip/assets/001/56444.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.83.2980","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.2980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://tbp.berkeley.edu/~jdonald/research/cmp/kundu_sharedcache.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1513706771","https://openalex.org/W1733564367","https://openalex.org/W1977964581","https://openalex.org/W2016622853","https://openalex.org/W2029171059","https://openalex.org/W2038057969","https://openalex.org/W2079159481","https://openalex.org/W2103664057","https://openalex.org/W2110121725","https://openalex.org/W2112854218","https://openalex.org/W2114421447","https://openalex.org/W2129269323","https://openalex.org/W2130570838","https://openalex.org/W2141386638","https://openalex.org/W2142315506","https://openalex.org/W2143285027","https://openalex.org/W2147285994","https://openalex.org/W2155350341","https://openalex.org/W2155651153","https://openalex.org/W2161327027","https://openalex.org/W2170653240","https://openalex.org/W2172190421","https://openalex.org/W2252034896","https://openalex.org/W4247641071"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W273173017","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W2165666031","https://openalex.org/W4321259568","https://openalex.org/W2152423944","https://openalex.org/W2801630946","https://openalex.org/W2464881933","https://openalex.org/W2154638254"],"abstract_inverted_index":{"Due":[0],"to":[1,58,158],"their":[2],"large":[3],"code":[4,43,61,138],"footprint,":[5],"OLTP":[6,25,137],"workloads":[7],"suffer":[8],"from":[9],"significant":[10,66],"I-cache":[11,76,88,95,116,130,171],"miss":[12,83,182],"rates":[13],"on":[14,33,54,105,164],"contemporary":[15],"microprocessors.":[16],"This":[17],"paper":[18,109,134],"analyzes":[19],"the":[20,28,41,92,97,101,111,123,165,190],"I-stream":[21],"behavior":[22],"of":[23,45,122,126,177],"an":[24,75,175],"workload,":[26],"called":[27],"Oracle":[29],"Database":[30],"Benchmark":[31],"(ODB),":[32],"Chip-Multiprocessors":[34],"(CMP).":[35],"Our":[36],"results":[37,173],"show":[38],"that,":[39],"although,":[40],"overall":[42],"footprint":[44],"ODB":[46,50],"is":[47],"large,":[48],"multiple":[49,55,79],"threads":[51],"running":[52],"concurrently":[53],"processors":[56,80],"tend":[57],"access":[59],"common":[60],"segments":[62],"frequently,":[63],"thus":[64],"exhibiting":[65],"constructive":[67],"sharing.":[68],"In":[69],"fact,":[70],"in":[71,118,174,181],"a":[72,86,114,119,128,145,185],"CMP":[73],"system,":[74],"shared":[77,102,115,166,170],"between":[78],"incurs":[81],"similar":[82],"rate":[84,183],"as":[85,100],"dedicated":[87,129,147,186],"per":[89,93,131,150],"processor":[90,94,151],"where":[91],"has":[96],"same":[98,191],"capacity":[99],"I-cache.":[103],"Based":[104],"these":[106],"observations,":[107],"this":[108,133,154],"makes":[110],"case":[112],"for":[113,189],"organization":[117,172],"CMP,":[120],"instead":[121],"traditional":[124],"approach":[125],"using":[127],"processor.Furthermore,":[132],"shows":[135],"that":[136],"stream":[139],"exhibits":[140],"good":[141],"spatial":[142,155],"locality.":[143],"Adding":[144],"simple":[146],"Line":[148],"Buffer":[149],"can":[152],"exploit":[153],"locality":[156],"effectively,":[157],"reduce":[159],"latency":[160],"and":[161],"bandwidth":[162],"requirements":[163],"cache.":[167],"The":[168],"proposed":[169],"improvement":[176],"at":[178],"least":[179],"5X":[180],"over":[184],"cache":[187],"organization,":[188],"total":[192],"capacity.":[193]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}