{"id":"https://openalex.org/W2013384736","doi":"https://doi.org/10.1145/1023833.1023865","title":"Memory and architecture exploration with thread shifting for multithreaded processors in embedded systems","display_name":"Memory and architecture exploration with thread shifting for multithreaded processors in embedded systems","publication_year":2004,"publication_date":"2004-09-22","ids":{"openalex":"https://openalex.org/W2013384736","doi":"https://doi.org/10.1145/1023833.1023865","mag":"2013384736"},"language":"en","primary_location":{"id":"doi:10.1145/1023833.1023865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064709844","display_name":"Mary Kiemb","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Mary Kiemb","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103389888","display_name":"Ki\u2010Young Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064709844"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55200313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8613094091415405},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7897251844406128},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6834004521369934},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6721133589744568},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6094989776611328},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5575100779533386},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5472060441970825},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5444477796554565},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5348865389823914},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5073828101158142},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4720015525817871},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.43635180592536926},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41444098949432373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3590664863586426},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.30850470066070557},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2800837755203247},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1226753294467926},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10969224572181702}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8613094091415405},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7897251844406128},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6834004521369934},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6721133589744568},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6094989776611328},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5575100779533386},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5472060441970825},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5444477796554565},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5348865389823914},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5073828101158142},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4720015525817871},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.43635180592536926},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41444098949432373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3590664863586426},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.30850470066070557},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2800837755203247},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1226753294467926},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10969224572181702},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1023833.1023865","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1901790580","https://openalex.org/W1987414320","https://openalex.org/W2008424124","https://openalex.org/W2076740275","https://openalex.org/W2077129824","https://openalex.org/W2102444848","https://openalex.org/W2110564869","https://openalex.org/W2110989731","https://openalex.org/W2112067212","https://openalex.org/W2144510018","https://openalex.org/W2160664825","https://openalex.org/W2166410708","https://openalex.org/W2170806963"],"related_works":["https://openalex.org/W4313496011","https://openalex.org/W1974211070","https://openalex.org/W3111801817","https://openalex.org/W3172228199","https://openalex.org/W2115782696","https://openalex.org/W2140455011","https://openalex.org/W3145643808","https://openalex.org/W2156586505","https://openalex.org/W2966447112","https://openalex.org/W1998129367"],"abstract_inverted_index":{"In":[0],"embedded":[1,91],"multithreaded":[2,92,107],"architectures,":[3],"the":[4,9,17,20,26,31,43,64],"performance":[5,33,65],"enhancement":[6],"relative":[7],"to":[8,84,120],"base":[10],"single-threaded":[11],"architecture":[12,76,108],"is":[13,28],"highly":[14],"dependent":[15],"on":[16],"characteristics":[18],"of":[19,89],"application":[21,27],"and":[22,106,109],"memory":[23,44,79,104],"configuration.":[24],"When":[25],"well":[29],"parallelized,":[30],"multithreading":[32],"may":[34,66],"be":[35,48,68,82],"good":[36],"even":[37],"with":[38],"a":[39,96,110],"small":[40],"cache":[41,61,122],"since":[42],"access":[45],"latency":[46],"can":[47],"hidden.":[49],"However,":[50],"if":[51],"there":[52],"are":[53],"complicated":[54],"dependencies":[55],"between":[56],"threads,":[57],"they":[58],"cause":[59],"frequent":[60],"conflicts,":[62],"so":[63],"not":[67,73],"improved.":[69],"For":[70],"that":[71],"reason,":[72],"only":[74],"processor":[75],"but":[77],"also":[78],"configuration":[80,105],"should":[81],"customized":[83],"get":[85],"an":[86,90],"optimal":[87],"solution":[88],"system.":[93],"We":[94],"suggest":[95],"design":[97],"space":[98],"exploration":[99],"algorithm,":[100],"which":[101,114],"considers":[102],"both":[103],"thread":[111],"shifting":[112],"technique,":[113],"shifts":[115],"threads":[116],"in":[117],"compile":[118],"time":[119],"minimize":[121],"conflict.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}