{"id":"https://openalex.org/W2004297226","doi":"https://doi.org/10.1145/1023833.1023845","title":"LNS architectures for embedded model predictive control processors","display_name":"LNS architectures for embedded model predictive control processors","publication_year":2004,"publication_date":"2004-09-22","ids":{"openalex":"https://openalex.org/W2004297226","doi":"https://doi.org/10.1145/1023833.1023845","mag":"2004297226"},"language":"en","primary_location":{"id":"doi:10.1145/1023833.1023845","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103429737","display_name":"Jes\u00fas Garc\u00eda","orcid":null},"institutions":[{"id":"https://openalex.org/I186143895","display_name":"Lehigh University","ror":"https://ror.org/012afjb06","country_code":"US","type":"education","lineage":["https://openalex.org/I186143895"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jesus Garcia","raw_affiliation_strings":["Lehigh University, Bethlehem, PA"],"affiliations":[{"raw_affiliation_string":"Lehigh University, Bethlehem, PA","institution_ids":["https://openalex.org/I186143895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016062910","display_name":"Mark G. Arnold","orcid":"https://orcid.org/0000-0001-5175-2374"},"institutions":[{"id":"https://openalex.org/I186143895","display_name":"Lehigh University","ror":"https://ror.org/012afjb06","country_code":"US","type":"education","lineage":["https://openalex.org/I186143895"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark G. Arnold","raw_affiliation_strings":["Lehigh University, Bethlehem, PA"],"affiliations":[{"raw_affiliation_string":"Lehigh University, Bethlehem, PA","institution_ids":["https://openalex.org/I186143895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036972388","display_name":"Leonidas Bleris","orcid":"https://orcid.org/0000-0002-6610-9020"},"institutions":[{"id":"https://openalex.org/I186143895","display_name":"Lehigh University","ror":"https://ror.org/012afjb06","country_code":"US","type":"education","lineage":["https://openalex.org/I186143895"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leonidas Bleris","raw_affiliation_strings":["Lehigh University, Bethlehem, PA"],"affiliations":[{"raw_affiliation_string":"Lehigh University, Bethlehem, PA","institution_ids":["https://openalex.org/I186143895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023162180","display_name":"Mayuresh V. Kothare","orcid":"https://orcid.org/0000-0001-7681-7445"},"institutions":[{"id":"https://openalex.org/I186143895","display_name":"Lehigh University","ror":"https://ror.org/012afjb06","country_code":"US","type":"education","lineage":["https://openalex.org/I186143895"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mayuresh V. Kothare","raw_affiliation_strings":["Lehigh University, Bethlehem, PA"],"affiliations":[{"raw_affiliation_string":"Lehigh University, Bethlehem, PA","institution_ids":["https://openalex.org/I186143895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103429737"],"corresponding_institution_ids":["https://openalex.org/I186143895"],"apc_list":null,"apc_paid":null,"fwci":13.1507,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.98580427,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10791","display_name":"Advanced Control Systems Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10791","display_name":"Advanced Control Systems Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8404325842857361},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7780471444129944},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5829976797103882},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5738528370857239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4466264843940735},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44522330164909363},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.4298783242702484},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4226384460926056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4030598998069763},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3375401794910431},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3225720524787903},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09263381361961365}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8404325842857361},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7780471444129944},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5829976797103882},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5738528370857239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4466264843940735},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44522330164909363},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.4298783242702484},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4226384460926056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4030598998069763},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3375401794910431},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3225720524787903},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09263381361961365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1023833.1023845","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023845","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.7549","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.7549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.lehigh.edu/~caar/marnold/papers/CASES2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W11349626","https://openalex.org/W1895761802","https://openalex.org/W1993170675","https://openalex.org/W1998747003","https://openalex.org/W2077658674","https://openalex.org/W2096059450","https://openalex.org/W2143943882","https://openalex.org/W2156103762","https://openalex.org/W2530300778","https://openalex.org/W2533058255","https://openalex.org/W3102923851","https://openalex.org/W4212997115","https://openalex.org/W6639372791","https://openalex.org/W6669838086"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W1972081536","https://openalex.org/W2535673728","https://openalex.org/W2070693700"],"abstract_inverted_index":{"This":[0,41],"paper":[1],"presents":[2],"a":[3,16,44],"research":[4],"on":[5,142],"arithmetic":[6,77,116],"units":[7,147],"targeted":[8],"to":[9,91],"implement":[10],"model":[11],"predictive":[12],"control":[13],"(MPC)":[14],"in":[15,33,156],"custom":[17,69],"embedded":[18],"processor.":[19],"A":[20,73],"novel":[21],"hardware":[22],"implementation":[23,153],"of":[24,29,68,75,85,108,145,154],"cotransformation":[25],"for":[26,64,119,124],"the":[27,34,66,76,86,92,99,102],"calculation":[28],"addition":[30],"and":[31,101,126,134,150,159],"subtraction":[32],"Logarithmic":[35],"Number":[36],"System":[37],"(LNS)":[38],"is":[39,80],"proposed.":[40],"architecture":[42,118],"provides":[43],"small":[45],"ROM-less":[46],"adder/subtracter,":[47],"with":[48,128],"longer":[49],"operation":[50],"latency":[51],"than":[52],"other":[53],"LNStechniques,":[54],"but":[55],"easily":[56],"pipelineable.":[57],"These":[58],"characteristics":[59],"make":[60],"it":[61],"very":[62],"adequate":[63],"implementing":[65],"datapath":[67],"MPC":[70,94],"embeddable":[71],"microprocessors.":[72],"review":[74],"customization":[78],"process":[79],"presented,":[81],"including:":[82],"an":[83,129,151],"analysis":[84],"finite":[87],"precision":[88],"problem,":[89],"modifications":[90],"standard":[93,110],"algorithm":[95],"that":[96,104],"simplify":[97],"embedding":[98],"application,":[100],"reasons":[103],"suggest":[105],"better":[106],"performance":[107],"LNSover":[109],"floating-point":[111],"(FP)":[112],"architectures.":[113],"The":[114],"proposed":[115,158],"unit":[117],"16-bit":[120],"LNSis":[121,157],"fully":[122],"synthesized":[123],"ASIC,":[125],"compared":[127],"equivalent":[130],"FP":[131],"implementation.":[132],"Area":[133],"clock":[135],"cycle":[136],"estimates":[137],"are":[138,148],"compared.":[139],"Finally,":[140],"considerations":[141],"low-precision":[143],"implementations":[144],"LNSarithmetic":[146],"provided,":[149],"embedded-ROM":[152],"addition/subtraction":[155],"analyzed.":[160]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}