{"id":"https://openalex.org/W1966854512","doi":"https://doi.org/10.1145/1023833.1023839","title":"Cluster miss prediction with prefetch on miss for embedded CPU instruction caches","display_name":"Cluster miss prediction with prefetch on miss for embedded CPU instruction caches","publication_year":2004,"publication_date":"2004-09-22","ids":{"openalex":"https://openalex.org/W1966854512","doi":"https://doi.org/10.1145/1023833.1023839","mag":"1966854512"},"language":"en","primary_location":{"id":"doi:10.1145/1023833.1023839","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061501514","display_name":"Ken Batcher","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I149910238","display_name":"Kent State University","ror":"https://ror.org/049pfb863","country_code":"US","type":"education","lineage":["https://openalex.org/I149910238"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ken Batcher","raw_affiliation_strings":["Kent State University, Cisco Systems, Richfield, OH"],"affiliations":[{"raw_affiliation_string":"Kent State University, Cisco Systems, Richfield, OH","institution_ids":["https://openalex.org/I135428043","https://openalex.org/I149910238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017764387","display_name":"Robert A. Walker","orcid":"https://orcid.org/0000-0002-0754-6298"},"institutions":[{"id":"https://openalex.org/I149910238","display_name":"Kent State University","ror":"https://ror.org/049pfb863","country_code":"US","type":"education","lineage":["https://openalex.org/I149910238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Walker","raw_affiliation_strings":["Kent State University, Kent, OH"],"affiliations":[{"raw_affiliation_string":"Kent State University, Kent, OH","institution_ids":["https://openalex.org/I149910238"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061501514"],"corresponding_institution_ids":["https://openalex.org/I135428043","https://openalex.org/I149910238"],"apc_list":null,"apc_paid":null,"fwci":0.7852,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7111435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"24","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9880608916282654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8850204944610596},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7388891577720642},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5315399169921875},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5256767868995667},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5187451839447021},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4870505630970001},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45974475145339966},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.44770342111587524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42420724034309387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4001162648200989}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9880608916282654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8850204944610596},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7388891577720642},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5315399169921875},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5256767868995667},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5187451839447021},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4870505630970001},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45974475145339966},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.44770342111587524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42420724034309387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4001162648200989},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1023833.1023839","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1019390808","https://openalex.org/W1977857710","https://openalex.org/W1988421498","https://openalex.org/W2032732648","https://openalex.org/W2051531304","https://openalex.org/W2100551212","https://openalex.org/W2113520225","https://openalex.org/W2114821200","https://openalex.org/W2123599378","https://openalex.org/W2128781483","https://openalex.org/W2139328320","https://openalex.org/W2143285027","https://openalex.org/W2149570568","https://openalex.org/W2149590159","https://openalex.org/W2159767828","https://openalex.org/W2161698662","https://openalex.org/W2162773908","https://openalex.org/W2163270257","https://openalex.org/W2165423885","https://openalex.org/W2167572971","https://openalex.org/W2171239419","https://openalex.org/W4241778508"],"related_works":["https://openalex.org/W2167639078","https://openalex.org/W2379283503","https://openalex.org/W2462146500","https://openalex.org/W2141676084","https://openalex.org/W4247641071","https://openalex.org/W2406366721","https://openalex.org/W2473478803","https://openalex.org/W2166340998","https://openalex.org/W2914627172","https://openalex.org/W2167303720"],"abstract_inverted_index":{"Soft":[0],"CPU":[1,22],"cores":[2],"are":[3,104],"often":[4,53],"used":[5],"in":[6,56,66,106],"embedded":[7,96,112],"systems,":[8],"yet":[9],"they":[10],"limit":[11],"opportunities":[12],"to":[13,17,86],"improve":[14],"cache":[15,72,117],"performance":[16],"hardware":[18],"assistance":[19],"outside":[20],"the":[21,30,41,54,101,107],"core.":[23],"Instruction":[24],"prefetching":[25],"is":[26,37,52],"commonly":[27],"used,":[28],"but":[29],"popular":[31],"Prefetch":[32],"On":[33],"Miss":[34,61],"(POM)":[35],"technique":[36,90,103],"less":[38],"helpful":[39],"when":[40,71],"instruction":[42],"flow":[43],"does":[44],"not":[45,75],"follow":[46,76],"a":[47,77],"sequential":[48,78],"execution":[49],"order,":[50,79],"which":[51],"case":[55,69],"real-time":[57,92],"networking":[58,93,113],"applications.":[59],"Cluster":[60],"Prediction":[62],"(CMP)":[63],"can":[64,81],"help":[65],"those":[67],"worst":[68],"situations":[70],"misses":[73],"do":[74],"and":[80],"be":[82],"combined":[83],"with":[84],"POM":[85],"provide":[87],"an":[88,110],"effective":[89],"for":[91],"applications":[94],"on":[95],"systems.":[97],"The":[98],"benefits":[99],"of":[100,109],"CMP+POM":[102],"illustrated":[105],"context":[108],"industrial":[111],"application":[114],"using":[115],"different":[116],"configurations.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}