{"id":"https://openalex.org/W2028902407","doi":"https://doi.org/10.1145/1023833.1023834","title":"Programming models and architectures for FPGA platforms","display_name":"Programming models and architectures for FPGA platforms","publication_year":2004,"publication_date":"2004-09-22","ids":{"openalex":"https://openalex.org/W2028902407","doi":"https://doi.org/10.1145/1023833.1023834","mag":"2028902407"},"language":"en","primary_location":{"id":"doi:10.1145/1023833.1023834","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011464762","display_name":"Kees Vissers","orcid":"https://orcid.org/0000-0002-6249-315X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kees Vissers","raw_affiliation_strings":["Xilinx Research, San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Xilinx Research, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5011464762"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65339945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9718999862670898,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8343148827552795},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6702829599380493},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5711680054664612},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5608167052268982},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5084680318832397},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.47443878650665283},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.46745046973228455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4642198085784912},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.45253971219062805},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4237705171108246},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36377865076065063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3428920805454254}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8343148827552795},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6702829599380493},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5711680054664612},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5608167052268982},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5084680318832397},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.47443878650665283},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.46745046973228455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4642198085784912},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.45253971219062805},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4237705171108246},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36377865076065063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3428920805454254}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1023833.1023834","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1023833.1023834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W3116537445","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2111408175"],"abstract_inverted_index":{"Modern":[0],"Platform":[1],"FPGAs":[2,96,145],"contain":[3],"a":[4,34,203],"combination":[5,176],"of":[6,21,37,45,79,105,115,124,139,177,184,209],"processors,":[7],"embedded":[8],"memory,":[9],"programmable":[10],"interconnect,":[11],"dedicated":[12],"DSP":[13,136],"elements,":[14],"and":[15,33,64,92,180,221,228,231],"conventional":[16,95],"lookup":[17],"tables.":[18],"On":[19],"top":[20],"that":[22,146,200],"they":[23],"have":[24,52,202],"multiple":[25],"clock":[26],"domains,":[27],"very":[28,129],"high":[29],"speed":[30],"Serial":[31],"I/Os":[32],"large":[35],"number":[36],"pins.This":[38],"talk":[39,153,191],"will":[40,154,192,216],"focus":[41],"on":[42,206],"the":[43,77,80,87,113,140,150,157,175,181,196,207],"programming":[44,60,67,142,168,178],"these":[46,106],"systems.":[47,137],"Conventional":[48],"general":[49],"purpose":[50],"processors":[51],"been":[53,70],"successfully":[54],"programmed":[55,98],"with":[56,99,219],"sequential,":[57],"control":[58],"dominated":[59],"languages":[61,107],"like":[62],"C":[63],"C++.":[65],"This":[66,84],"style":[68],"has":[69],"succesfull":[71],"for":[72,131,144,170],"high-end":[73,135],"DSPs,":[74],"only":[75],"after":[76],"architecture":[78,185],"DSPs":[81],"were":[82],"tuned.":[83],"tuning":[85],"required":[86],"interaction":[88],"between":[89],"compiler":[90],"writers":[91],"processor":[93],"architects.Todays":[94],"are":[97],"VHDL":[100],"or":[101],"Verilog.":[102],"The":[103,190,213],"semantics":[104],"enable":[108],"significant":[109,204],"current":[110],"systems":[111],"at":[112],"expense":[114],"relatively":[116],"low-level,":[117],"explicit":[118],"timing":[119],"oriented":[120],"programming.The":[121],"existing":[122],"notion":[123],"Dataflow":[125],"models":[126,160,179],"should":[127],"be":[128,162,217],"good":[130],"expressing":[132],"concurrency":[133],"in":[134],"One":[138],"first":[141],"environments":[143,169],"exploit":[147],"this":[148],"is":[149,187],"Matlab/Simulink":[151],"environment.This":[152],"show":[155],"how":[156],"various":[158,214],"dataflow":[159],"can":[161,201],"exploited":[163],"to":[164],"build":[165],"more":[166],"powerfull":[167],"todays":[171],"FPGAs.":[172],"In":[173],"particular":[174],"systematic":[182],"design":[183,208],"elements":[186],"extremely":[188],"powerfull.":[189],"finish":[193],"by":[194],"showing":[195],"interesting":[197],"research":[198],"directions":[199],"impact":[205],"future":[210],"FPGA":[211],"platforms.":[212],"approaches":[215],"illustrated":[218],"facts":[220],"figures":[222],"from":[223],"actual":[224],"designs,":[225],"including":[226],"JPEG2000":[227],"MPEG4":[229],"encoders":[230],"decoders.":[232]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}