{"id":"https://openalex.org/W2105800515","doi":"https://doi.org/10.1145/1016720.1016745","title":"System-on-chip validation using UML and CWL","display_name":"System-on-chip validation using UML and CWL","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2105800515","doi":"https://doi.org/10.1145/1016720.1016745","mag":"2105800515"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016745","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087942458","display_name":"Qiang Zhu","orcid":"https://orcid.org/0000-0002-2405-6776"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qiang Zhu","raw_affiliation_strings":["FUJITSU LABORATORIES LTD. Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FUJITSU LABORATORIES LTD. Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ryosuke Oishi","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryosuke Oishi","raw_affiliation_strings":["FUJITSU LABORATORIES LTD. Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FUJITSU LABORATORIES LTD. Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090477551","display_name":"Takashi Hasegawa","orcid":"https://orcid.org/0000-0003-0147-506X"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Hasegawa","raw_affiliation_strings":["FUJITSU LIMITED., Kawasaki , JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FUJITSU LIMITED., Kawasaki , JAPAN","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087997458","display_name":"Tsuneo Nakata","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsuneo Nakata","raw_affiliation_strings":["FUJITSU LABORATORIES LTD. Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FUJITSU LABORATORIES LTD. Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":3.8083,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.93396531,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7819281816482544},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.7678296566009521},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.6259946823120117},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.5470158457756042},{"id":"https://openalex.org/keywords/uml-tool","display_name":"UML tool","score":0.5192515850067139},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5031623244285583},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.4549015760421753},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4527930021286011},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41851264238357544},{"id":"https://openalex.org/keywords/completeness","display_name":"Completeness (order theory)","score":0.41824135184288025},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.41265010833740234},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3301916718482971},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2650405168533325},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12787014245986938},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0880889892578125}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7819281816482544},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.7678296566009521},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.6259946823120117},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.5470158457756042},{"id":"https://openalex.org/C146939238","wikidata":"https://www.wikidata.org/wiki/Q2467310","display_name":"UML tool","level":4,"score":0.5192515850067139},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5031623244285583},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.4549015760421753},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4527930021286011},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41851264238357544},{"id":"https://openalex.org/C17231256","wikidata":"https://www.wikidata.org/wiki/Q5156540","display_name":"Completeness (order theory)","level":2,"score":0.41824135184288025},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.41265010833740234},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3301916718482971},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2650405168533325},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12787014245986938},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0880889892578125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016720.1016745","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1505590927","https://openalex.org/W1552830686","https://openalex.org/W2098176818","https://openalex.org/W2139907081","https://openalex.org/W2166323410","https://openalex.org/W2167460474"],"related_works":["https://openalex.org/W4230811716","https://openalex.org/W4241150048","https://openalex.org/W2145025660","https://openalex.org/W2171674700","https://openalex.org/W1922520186","https://openalex.org/W1544097700","https://openalex.org/W1946493810","https://openalex.org/W1495250406","https://openalex.org/W17088386","https://openalex.org/W1608485412"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,22,50,74],"novel":[4],"method":[5,66,85],"for":[6,27,78,93],"high-level":[7],"specification":[8,26,36,57],"and":[9,32,56,107],"validation":[10],"of":[11,25,34,53,73,83,109],"SoC":[12,28],"designs":[13],"using":[14],"UML":[15,18,43,63],"is":[16,19,37,47,89],"proposed.":[17],"introduced":[20],"as":[21],"formal":[23,42],"model":[24],"design.":[29],"The":[30,45,65,81],"consistency":[31],"completeness":[33],"the":[35,41,62,71,84,98,110],"validated":[38,48],"based":[39,58],"on":[40],"model.":[44,64],"implementation":[46],"by":[49],"systematic":[51],"derivation":[52],"test":[54],"scenarios":[55],"coverage":[59],"metrics":[60],"from":[61],"has":[67],"been":[68],"applied":[69],"to":[70,105],"design":[72],"new":[75],"media-processing":[76],"chip":[77],"mobile":[79],"devices.":[80],"application":[82],"shows":[86],"that":[87],"it":[88],"not":[90],"only":[91],"effective":[92],"finding":[94],"logical":[95],"errors":[96,103],"in":[97],"implementation,":[99],"but":[100],"also":[101],"eliminates":[102],"due":[104],"inconsistency":[106],"incompleteness":[108],"specification.":[111]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}