{"id":"https://openalex.org/W2160737725","doi":"https://doi.org/10.1145/1016720.1016737","title":"Automatic synthesis of system on chip multiprocessor architectures for process networks","display_name":"Automatic synthesis of system on chip multiprocessor architectures for process networks","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2160737725","doi":"https://doi.org/10.1145/1016720.1016737","mag":"2160737725"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011346326","display_name":"B.K. Dwivedi","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basant Kumar Dwivedi","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101478917","display_name":"Anshul Kumar","orcid":"https://orcid.org/0000-0002-3871-5402"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anshul Kumar","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"60","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8280397653579712},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8156657814979553},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5477622151374817},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5312618613243103},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5194596648216248},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5040473341941833},{"id":"https://openalex.org/keywords/adjacency-list","display_name":"Adjacency list","score":0.4867367744445801},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48661932349205017},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45937028527259827},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.457619309425354},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45343390107154846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43820545077323914},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.42963385581970215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4197794198989868},{"id":"https://openalex.org/keywords/relation","display_name":"Relation (database)","score":0.413333535194397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1560732126235962},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14080238342285156}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8280397653579712},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8156657814979553},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5477622151374817},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5312618613243103},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5194596648216248},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5040473341941833},{"id":"https://openalex.org/C110484373","wikidata":"https://www.wikidata.org/wiki/Q264398","display_name":"Adjacency list","level":2,"score":0.4867367744445801},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48661932349205017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45937028527259827},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.457619309425354},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45343390107154846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43820545077323914},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.42963385581970215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4197794198989868},{"id":"https://openalex.org/C25343380","wikidata":"https://www.wikidata.org/wiki/Q277521","display_name":"Relation (database)","level":2,"score":0.413333535194397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1560732126235962},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14080238342285156},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1016720.1016737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.106.5638","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.106.5638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.iitd.ernet.in/~basant/publish/isss04_mapping.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.420.5869","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.420.5869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/codes04/pdffiles/p060.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.3387","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.3387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://embedded.cse.iitd.ac.in/homepage/docs/pubs/basant_isss04.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W129392720","https://openalex.org/W369727614","https://openalex.org/W1597755753","https://openalex.org/W1908933176","https://openalex.org/W2040466547","https://openalex.org/W2060490513","https://openalex.org/W2114732989","https://openalex.org/W2114758860","https://openalex.org/W2121817468","https://openalex.org/W2128075961","https://openalex.org/W2130484824","https://openalex.org/W2132678462","https://openalex.org/W2134684843","https://openalex.org/W2145930857","https://openalex.org/W2150761058","https://openalex.org/W2153559035","https://openalex.org/W2161191766"],"related_works":["https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W2178653557","https://openalex.org/W2129678152","https://openalex.org/W1969623596","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W3151908233"],"abstract_inverted_index":{"In":[0],"this":[1,114],"paper,":[2],"we":[3],"present":[4],"an":[5,106],"approach":[6,24,64,115],"for":[7,17,126],"automatic":[8],"synthesis":[9,37],"of":[10,36,39,49,68,89],"System":[11],"on":[12,46,91],"Chip":[13],"(SoC)":[14],"multiprocessor":[15],"architectures":[16],"applications":[18],"expressed":[19],"as":[20,93,95,118,120],"process":[21,98],"networks.":[22,99],"Our":[23,63],"is":[25,38,45,116],"targeted":[26],"towards":[27],"design":[28],"space":[29],"exploration":[30],"(DSE)":[31],"and":[32,52,70,122],"thus":[33],"the":[34,47,79],"speed":[35],"critical":[40],"interest.":[41],"The":[42,100],"focus":[43],"here":[44],"problem":[48],"resource":[50],"allocation":[51],"binding":[53],"with":[54,105],"a":[55,72,87],"view":[56],"to":[57,77],"optimize":[58],"cost":[59],"under":[60],"performance":[61],"constraints.":[62],"exploits":[65],"adjacency":[66],"relation":[67],"processes":[69],"uses":[71],"dynamic":[73],"programming":[74],"based":[75],"algorithm":[76],"synthesize":[78],"architecture":[80],"including":[81],"interconnection":[82],"network.":[83],"We":[84],"have":[85,102],"done":[86],"number":[88],"experiments":[90],"real":[92],"well":[94,119],"randomly":[96],"generated":[97],"results":[101],"been":[103],"compared":[104],"optimal":[107],"MILP":[108],"formulation.":[109],"They":[110],"conclusively":[111],"show":[112],"that":[113],"fast":[117],"effective":[121],"can":[123],"be":[124],"employed":[125],"DSE.":[127]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}