{"id":"https://openalex.org/W2098195329","doi":"https://doi.org/10.1145/1016720.1016736","title":"Benchmark-based design strategies for single chip heterogeneous multiprocessors","display_name":"Benchmark-based design strategies for single chip heterogeneous multiprocessors","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2098195329","doi":"https://doi.org/10.1145/1016720.1016736","mag":"2098195329"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016736","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111746631","display_name":"JoAnn M. Paul","orcid":"https://orcid.org/0000-0002-5849-3309"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"JoAnn M. Paul","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067313298","display_name":"Donald E. Thomas","orcid":"https://orcid.org/0000-0002-3976-3131"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald E. Thomas","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055991182","display_name":"Alex Bobrek","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Bobrek","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Carnegie Mellon Univ., Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":1.5903,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.82479258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8256999850273132},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6887000799179077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6239073872566223},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6067806482315063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5885381102561951},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.484901487827301},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.43442732095718384},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4311886131763458},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41154107451438904},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3297646939754486},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12352526187896729},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07736015319824219}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8256999850273132},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6887000799179077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6239073872566223},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6067806482315063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5885381102561951},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.484901487827301},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.43442732095718384},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4311886131763458},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41154107451438904},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3297646939754486},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12352526187896729},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07736015319824219},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1016720.1016736","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis  - CODES+ISSS '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.196.3654","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.196.3654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~mesh/mesh_pubs/codes04.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.420.3175","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.420.3175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/codes04/pdffiles/p054.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.84.30","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.84.30","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://tbp.berkeley.edu/~jdonald/research/cmp/paul_benchmarkbased.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W2083168557","https://openalex.org/W2117285153","https://openalex.org/W2122962786","https://openalex.org/W2148264115","https://openalex.org/W2151415616","https://openalex.org/W2169188663"],"related_works":["https://openalex.org/W2146527276","https://openalex.org/W2784141701","https://openalex.org/W1879443270","https://openalex.org/W2151628509","https://openalex.org/W2112223413","https://openalex.org/W1997102550","https://openalex.org/W2102117846","https://openalex.org/W2538018278","https://openalex.org/W2167423616","https://openalex.org/W2095166545"],"abstract_inverted_index":{"Single":[0],"chip":[1,133,171],"heterogeneous":[2,172],"multiprocessors":[3],"are":[4,19],"arising":[5],"to":[6,156],"meet":[7],"the":[8,27,38,50,71,87,101,110,113,124,140,157],"computational":[9],"demands":[10],"of":[11,66,70,80,93,112,129],"portable":[12],"and":[13,122,151,178],"handheld":[14],"devices.":[15],"These":[16],"computing":[17],"systems":[18],"not":[20,107],"fully":[21],"custom":[22],"designs":[23,34,46],"traditionally":[24,35,47],"targeted":[25,36,48],"by":[26,37,49,161],"Design":[28],"Automation":[29],"(DA)":[30],"community,":[31,42],"general":[32,97],"purpose":[33,98],"Computer":[39],"Architecture":[40],"(CA)":[41],"nor":[43],"pure":[44],"embedded":[45],"real-time":[51],"(RT)":[52],"community.":[53],"An":[54],"entirely":[55],"new":[56,165],"design":[57,128,141,167],"philosophy":[58],"will":[59,73,103],"be":[60,74,105,144,154],"needed":[61],"for":[62,96,169],"this":[63],"hybrid":[64],"class":[65],"computing.":[67],"The":[68,127],"programming":[69],"device":[72],"drawn":[75],"from":[76],"a":[77,90],"narrower":[78],"set":[79],"applications":[81],"with":[82],"execution":[83],"that":[84],"persists":[85],"in":[86,146],"system":[88],"over":[89],"longer":[91],"period":[92],"time":[94],"than":[95],"programming.":[99],"But":[100],"devices":[102],"still":[104],"programmable,":[106],"only":[108],"at":[109],"level":[111],"individual":[114],"processing":[115,120],"element,":[116],"but":[117],"across":[118],"multiple":[119],"elements":[121],"even":[123],"entire":[125],"chip.":[126],"other":[130],"programmable":[131],"single":[132,170],"computers":[134],"has":[135],"enjoyed":[136],"an":[137,176],"era":[138],"where":[139],"trade-offs":[142],"could":[143,153],"captured":[145],"simulators":[147],"such":[148],"as":[149],"SimpleScalar":[150],"performance":[152],"evaluated":[155],"SPEC":[158],"benchmarks.":[159],"Motivated":[160],"this,":[162],"we":[163],"describe":[164],"benchmark-based":[166],"strategies":[168],"multiprocessors.":[173],"We":[174],"include":[175],"example":[177],"results.":[179]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}