{"id":"https://openalex.org/W2125485192","doi":"https://doi.org/10.1145/1016720.1016727","title":"Dual-pipeline heterogeneous ASIP design","display_name":"Dual-pipeline heterogeneous ASIP design","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2125485192","doi":"https://doi.org/10.1145/1016720.1016727","mag":"2125485192"},"language":"en","primary_location":{"id":"doi:10.1145/1016720.1016727","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107748825","display_name":"Swarnalatha Radhakrishnan","orcid":"https://orcid.org/0000-0001-9583-8700"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Swarnalatha Radhakrishnan","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023177983","display_name":"Hui Guo","orcid":"https://orcid.org/0000-0002-7874-7273"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hui Guo","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030042327","display_name":"Sri Parameswaran","orcid":"https://orcid.org/0000-0003-0435-9080"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Sch. of Comput. Sci. & Eng., New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31746571"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8675270080566406},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.8347970843315125},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8281153440475464},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7935842275619507},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6753912568092346},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6384543180465698},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5713457465171814},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5347572565078735},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4960831105709076},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4919135570526123},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4880312979221344},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4689604341983795},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.4636583924293518},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.390095055103302},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3231929540634155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2473646104335785}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8675270080566406},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.8347970843315125},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8281153440475464},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7935842275619507},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6753912568092346},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6384543180465698},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5713457465171814},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5347572565078735},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4960831105709076},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4919135570526123},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4880312979221344},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4689604341983795},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.4636583924293518},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.390095055103302},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3231929540634155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2473646104335785},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1016720.1016727","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016720.1016727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '04","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.420.8020","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.420.8020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/codes04/pdffiles/p012.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1507248397","https://openalex.org/W1916202387","https://openalex.org/W1969648707","https://openalex.org/W1989435461","https://openalex.org/W2000801758","https://openalex.org/W2045555750","https://openalex.org/W2051892263","https://openalex.org/W2093676633","https://openalex.org/W2098363613","https://openalex.org/W2102386141","https://openalex.org/W2111911282","https://openalex.org/W2117441776","https://openalex.org/W2122968595","https://openalex.org/W2123853795","https://openalex.org/W2124604418","https://openalex.org/W2138149471","https://openalex.org/W2139159264","https://openalex.org/W2142570900","https://openalex.org/W2150889942","https://openalex.org/W2156644525"],"related_works":["https://openalex.org/W2036206036","https://openalex.org/W3002622661","https://openalex.org/W2139112224","https://openalex.org/W2148099609","https://openalex.org/W2164026451","https://openalex.org/W2556885209","https://openalex.org/W2609256860","https://openalex.org/W4251041146","https://openalex.org/W1979629708","https://openalex.org/W3179113718"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"demonstrate":[4],"the":[5,45,51,82,88,105,113,133],"feasibility":[6],"of":[7,50,127,135],"a":[8,18,23,30,64,94,125],"dual":[9,69,95],"pipeline":[10,96,107],"Application":[11,108],"Specific":[12,109],"Instruction":[13,110],"Set":[14,111],"Processor.":[15],"We":[16],"take":[17],"C":[19],"program":[20,53],"and":[21,56,86,118],"create":[22],"target":[24,46],"instruction":[25,32,47,59],"set":[26],"by":[27,74,116,122],"compiling":[28],"to":[29,92,104],"basic":[31],"set,":[33,48],"from":[34],"which":[35,138],"some":[36],"instructions":[37],"are":[38,61],"merged,":[39],"while":[40],"others":[41],"discarded.":[42],"Based":[43],"on":[44,144],"parallelism":[49],"application":[52],"is":[54,72,142],"analyzed":[55],"two":[57,76,89],"unique":[58,77],"sets":[60],"generated":[62],"for":[63,124,139],"heterogeneous":[65],"dual-pipeline":[66],"processor.":[67,97],"The":[68],"pipe":[70],"processor":[71],"created":[73],"making":[75],"ASIPs":[78],"(VHDL":[79],"descriptions)":[80],"utilizing":[81],"ASIP-Meister":[83],"Tool":[84],"Suite,":[85],"fusing":[87],"VHDL":[90],"descriptions":[91],"construct":[93],"Our":[98],"results":[99],"show":[100],"that":[101],"in":[102],"comparison":[103],"single":[106],"Processor,":[112],"performance":[114],"improves":[115],"27.6%":[117],"switching":[119],"activity":[120],"reduces":[121],"6.1%":[123],"number":[126],"benchmarks.":[128],"These":[129],"improvements":[130],"come":[131],"at":[132],"cost":[134],"increased":[136],"area":[137],"benchmarks":[140],"considered":[141],"16.7%":[143],"average.":[145]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}