{"id":"https://openalex.org/W2009919067","doi":"https://doi.org/10.1145/1016568.1016641","title":"Low power gate-level design with mixed-V <sub>th</sub> (MVT) techniques","display_name":"Low power gate-level design with mixed-V <sub>th</sub> (MVT) techniques","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2009919067","doi":"https://doi.org/10.1145/1016568.1016641","mag":"2009919067"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016641","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056538809","display_name":"Frank Sill Torres","orcid":"https://orcid.org/0000-0002-4028-455X"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Frank Sill","raw_affiliation_strings":["University of Rostock, Germany","Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025654561","display_name":"Frank Grassert","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Grassert","raw_affiliation_strings":["University of Rostock, Germany","Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103173327","display_name":"Dirk Timmermann","orcid":"https://orcid.org/0000-0001-9267-9695"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dirk Timmermann","raw_affiliation_strings":["University of Rostock, Germany","Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"Fac. of Comput. Sci. and Electr. Eng., Rostock Univ., Germany","institution_ids":["https://openalex.org/I4665924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056538809"],"corresponding_institution_ids":["https://openalex.org/I4665924"],"apc_list":null,"apc_paid":null,"fwci":2.6333,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89238714,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"278","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6683811545372009},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.662362813949585},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5922417640686035},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.585308313369751},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5832281708717346},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5740734338760376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5533841252326965},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5287351608276367},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5108656287193298},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.458745539188385},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44168877601623535},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4093061089515686},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38726571202278137},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24857765436172485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22696629166603088},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.19077333807945251},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11873078346252441},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09801527857780457}],"concepts":[{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6683811545372009},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.662362813949585},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5922417640686035},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.585308313369751},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5832281708717346},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5740734338760376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5533841252326965},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5287351608276367},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5108656287193298},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.458745539188385},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44168877601623535},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4093061089515686},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38726571202278137},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24857765436172485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22696629166603088},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.19077333807945251},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11873078346252441},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09801527857780457},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016641","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W193979539","https://openalex.org/W1927590974","https://openalex.org/W2039097694","https://openalex.org/W2110134128","https://openalex.org/W2110782495","https://openalex.org/W2112045932","https://openalex.org/W2112173236","https://openalex.org/W2122421989","https://openalex.org/W2122846829","https://openalex.org/W2134067926","https://openalex.org/W2135933252","https://openalex.org/W2136403269","https://openalex.org/W2478413690","https://openalex.org/W4252353978","https://openalex.org/W4300425614"],"related_works":["https://openalex.org/W2088008649","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W3217506815","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733"],"abstract_inverted_index":{"The":[0],"reduction":[1,55,88],"of":[2,26,56,66,73],"leakage":[3,57,87],"power":[4],"has":[5],"become":[6],"an":[7],"important":[8],"issue":[9],"for":[10],"high":[11,20],"performance":[12,21,61,91],"designs.":[13],"One":[14],"way":[15],"to":[16,85,93],"achieve":[17],"low-leakage":[18],"and":[19],"designs":[22],"is":[23,39,68],"the":[24,54,60,78],"use":[25],"multi-threshold":[27],"techniques.":[28,97],"In":[29],"this":[30],"paper,":[31],"a":[32,47],"new":[33,51,79],"mixed-Vth":[34],"(MVT)":[35],"CMOS":[36],"design":[37],"technique":[38,52],"proposed,":[40],"which":[41],"uses":[42],"different":[43],"threshold":[44],"voltages":[45],"within":[46],"logic":[48],"gate.":[49],"This":[50],"allows":[53],"power,":[58],"while":[59],"stays":[62],"constant.":[63],"A":[64],"set":[65],"algorithms":[67],"given":[69],"assigning":[70],"optimal":[71],"distribution":[72],"gates.":[74],"Results":[75],"indicate":[76],"that":[77],"MVT":[80],"approach":[81],"can":[82],"provide":[83],"up":[84],"40%":[86],"by":[89],"constant":[90],"compared":[92],"dual-Vth":[94],"(DVT)":[95],"gate-level":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}