{"id":"https://openalex.org/W2069199544","doi":"https://doi.org/10.1145/1016568.1016640","title":"Low-power dual V <sub>th</sub> pseudo dual V <sub>dd</sub> domino circuits","display_name":"Low-power dual V <sub>th</sub> pseudo dual V <sub>dd</sub> domino circuits","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2069199544","doi":"https://doi.org/10.1145/1016568.1016640","mag":"2069199544"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032830550","display_name":"Y.S. Dhillon","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuvraj Singh Dhillon","raw_affiliation_strings":["Georgia Tech, Atlanta, GA","Georgia Tech, Atlanta, Ga"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, GA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Tech, Atlanta, Ga","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009454131","display_name":"A.U. Diril","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abdulkadir Utku Diril","raw_affiliation_strings":["Georgia Tech, Atlanta, GA","Georgia Tech, Atlanta, Ga"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, GA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Tech, Atlanta, Ga","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069579193","display_name":"Abhijit Chatterjee","orcid":"https://orcid.org/0000-0003-1553-4470"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Chatterjee","raw_affiliation_strings":["Georgia Tech, Atlanta, GA","Georgia Tech, Atlanta, Ga"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, GA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Tech, Atlanta, Ga","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104362993","display_name":"Adit D. Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adit D. Singh","raw_affiliation_strings":["Auburn University, Auburn, AL","Auburn University Auburn, AL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Auburn University, Auburn, AL","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Auburn University Auburn, AL","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3391,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64243525,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9419916868209839},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.7567834854125977},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6684101223945618},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6599787473678589},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5792255997657776},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5769709944725037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5489726662635803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5457696914672852},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5110114812850952},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4654354155063629},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45260798931121826},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4504212439060211},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44172075390815735},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4217955470085144},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3555828034877777},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29259905219078064},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.24086105823516846}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9419916868209839},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.7567834854125977},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6684101223945618},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6599787473678589},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5792255997657776},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5769709944725037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5489726662635803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5457696914672852},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5110114812850952},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4654354155063629},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45260798931121826},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4504212439060211},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44172075390815735},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4217955470085144},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3555828034877777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29259905219078064},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.24086105823516846},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1593895087","https://openalex.org/W1830222083","https://openalex.org/W2041053190","https://openalex.org/W2051230585","https://openalex.org/W2096382718","https://openalex.org/W2098218726","https://openalex.org/W2121190917"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2142702094","https://openalex.org/W2991771859","https://openalex.org/W2171918386","https://openalex.org/W2139625229","https://openalex.org/W2158157809","https://openalex.org/W321873635","https://openalex.org/W2783353247","https://openalex.org/W2136656113","https://openalex.org/W1702497178"],"abstract_inverted_index":{"Domino":[0],"logic":[1,9,29,38,66],"is":[2],"a":[3,46,54],"commonly":[4],"used":[5],"alternative":[6],"to":[7,40,56,71],"CMOS":[8,37],"for":[10],"designing":[11],"circuits":[12,70,87,108],"with":[13,63,98],"high":[14],"speed":[15,24],"and/or":[16],"low":[17],"area":[18],"requirements.":[19],"Although":[20],"it":[21],"provides":[22],"higher":[23,32],"and":[25,52,88],"lower":[26],"area,":[27],"domino":[28,49,65,96],"has":[30],"relatively":[31],"dynamic":[33],"power":[34,104],"consumption":[35,105],"than":[36],"due":[39],"precharge/evaluate":[41],"based":[42],"operation.":[43],"We":[44,80],"propose":[45],"novel":[47],"low-power":[48,59,73,101],"gate":[50],"design":[51],"also":[53],"methodology":[55],"use":[57],"these":[58],"but":[60],"slower":[61],"gates":[62,67,97,102],"regular":[64],"in":[68],"combinational":[69],"achieve":[72],"operation":[74],"without":[75,114],"changing":[76],"the":[77,92,99,107,112,116],"circuit":[78,117],"delay.":[79],"apply":[81],"our":[82],"method":[83],"on":[84,111],"ISCAS'85":[85],"benchmark":[86],"find":[89],"that":[90],"replacing":[91],"off-critical":[93],"path":[94],"normal":[95],"proposed":[100],"reduces":[103],"of":[106],"by":[109],"20.6%":[110],"average":[113],"affecting":[115],"timing.":[118]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}