{"id":"https://openalex.org/W2169872183","doi":"https://doi.org/10.1145/1016568.1016639","title":"Body-bias compensation technique for SubThreshold CMOS static logic gates","display_name":"Body-bias compensation technique for SubThreshold CMOS static logic gates","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2169872183","doi":"https://doi.org/10.1145/1016568.1016639","mag":"2169872183"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016639","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083711584","display_name":"Luiz Alberto Pasini Melek","orcid":"https://orcid.org/0000-0003-3528-6662"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luiz Alberto P. Melek","raw_affiliation_strings":["Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036909929","display_name":"M.C. Schneider","orcid":"https://orcid.org/0000-0001-5733-9468"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M\u00e1rcio C. Schneider","raw_affiliation_strings":["Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048376627","display_name":"Carlos Galup\u2010Montoro","orcid":"https://orcid.org/0000-0003-4623-6425"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Galup-Montoro","raw_affiliation_strings":["Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Santa Catarina, Florian\u00f3polis-SC-Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":2.0343,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.87369535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9471370577812195},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8644187450408936},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7465224266052246},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7034376859664917},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7002928853034973},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6844685673713684},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6708027124404907},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6443448662757874},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5568872094154358},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5399032235145569},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5128555297851562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5074281096458435},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4972541630268097},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4584396183490753},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4507942795753479},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4467841684818268},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.428204208612442},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39551353454589844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34313514828681946}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9471370577812195},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8644187450408936},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7465224266052246},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7034376859664917},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7002928853034973},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6844685673713684},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6708027124404907},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6443448662757874},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5568872094154358},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5399032235145569},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5128555297851562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5074281096458435},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4972541630268097},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4584396183490753},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4507942795753479},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4467841684818268},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.428204208612442},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39551353454589844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34313514828681946},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016639","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1666015432","https://openalex.org/W1841730948","https://openalex.org/W2078755136","https://openalex.org/W2101097062","https://openalex.org/W2142702094","https://openalex.org/W2149009819","https://openalex.org/W2161620971","https://openalex.org/W2186370435","https://openalex.org/W4393246179","https://openalex.org/W6631825456"],"related_works":["https://openalex.org/W4361799621","https://openalex.org/W1017999001","https://openalex.org/W188762367","https://openalex.org/W4295177619","https://openalex.org/W2109857948","https://openalex.org/W4226211266","https://openalex.org/W1496213896","https://openalex.org/W2791832526","https://openalex.org/W2122777464","https://openalex.org/W3165307257"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyzes":[2],"the":[3,6,18,24,28,69,75,80,88,105],"performance":[4],"of":[5,23,37,47],"conventional":[7],"CMOS":[8],"inverter,":[9],"NAND-2":[10],"and":[11,39,79,100],"NOR-2":[12],"static":[13],"logic":[14],"gates":[15],"operating":[16],"in":[17,57,64,96],"subthreshold":[19],"region.":[20],"The":[21],"dependence":[22],"drain":[25],"currents":[26,36],"on":[27],"process":[29],"parameters":[30],"can":[31],"give":[32],"rise":[33],"to":[34,86,102],"drive":[35],"NMOS":[38],"PMOS":[40],"transistors":[41],"that":[42,67],"differ":[43],"by":[44],"an":[45],"order":[46],"magnitude":[48],"or":[49],"even":[50],"more.":[51],"To":[52],"compensate":[53],"for":[54],"this":[55],"difference":[56],"currents,":[58],"we":[59],"propose":[60],"three":[61],"bias":[62],"circuits":[63],"single-well":[65],"processes":[66],"adjust":[68],"body":[70],"voltage.":[71],"Computer":[72],"simulations":[73],"using":[74],"AMS":[76],"0.8um":[77],"technology":[78],"BSIM3v3":[81],"model":[82],"were":[83],"carried":[84],"out":[85],"assess":[87],"compensation":[89],"technique.":[90],"A":[91],"test":[92],"chip":[93],"was":[94],"fabricated":[95],"both":[97],"AMIS":[98],"1.5um":[99],"TSMC0.35um":[101],"further":[103],"validate":[104],"proposal.":[106]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}