{"id":"https://openalex.org/W2163156820","doi":"https://doi.org/10.1145/1016568.1016636","title":"Advanced technology mapping for standard-cell generators","display_name":"Advanced technology mapping for standard-cell generators","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2163156820","doi":"https://doi.org/10.1145/1016568.1016636","mag":"2163156820"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016636","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047661129","display_name":"Vin\u00edcius Pazutti Correia","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vin\u00edcius Correia","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Reis","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.7952,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.73792094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"254","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.818103551864624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6540143489837646},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.6313730478286743},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5197693705558777},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5055065155029297},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.48452991247177124},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.45880261063575745},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4472695589065552},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4439193904399872},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4388720989227295},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4352501928806305},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4111235737800598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4067080318927765},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31070399284362793},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23250070214271545},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18735834956169128},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1344134509563446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12363505363464355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10657837986946106}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.818103551864624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6540143489837646},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.6313730478286743},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5197693705558777},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5055065155029297},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.48452991247177124},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.45880261063575745},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4472695589065552},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4439193904399872},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4388720989227295},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4352501928806305},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4111235737800598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4067080318927765},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31070399284362793},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23250070214271545},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18735834956169128},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1344134509563446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12363505363464355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10657837986946106},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016636","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1980365623","https://openalex.org/W2096466247","https://openalex.org/W2115270812","https://openalex.org/W2129581038","https://openalex.org/W2133839464","https://openalex.org/W2141047538","https://openalex.org/W2145126108","https://openalex.org/W2427843410","https://openalex.org/W6674369357"],"related_works":["https://openalex.org/W1990004508","https://openalex.org/W1972185800","https://openalex.org/W2018705424","https://openalex.org/W1965232212","https://openalex.org/W2126379574","https://openalex.org/W2376028644","https://openalex.org/W2130884314","https://openalex.org/W2384001120","https://openalex.org/W2744643496","https://openalex.org/W2048419807"],"abstract_inverted_index":{"In":[0,34],"this":[1],"paper,":[2],"a":[3,27],"new":[4],"algorithm":[5],"for":[6],"technology":[7],"mapping":[8,99],"aiming":[9],"standard-cell":[10],"generators":[11],"is":[12,47,51],"proposed.":[13],"The":[14,105],"proposed":[15],"method":[16],"has":[17],"features":[18],"that":[19,40],"explore":[20],"several":[21],"AND/OR":[22],"circuit":[23,76,108],"decompositions":[24],"by":[25,79,92,116],"using":[26,101],"n-ary":[28],"tree":[29,57],"representation":[30],"of":[31,82],"the":[32,35,38,43,55,80,102],"circuit.":[33],"covering":[36],"step,":[37],"cell":[39],"leads":[41],"to":[42,54,97,111],"smaller":[44],"depth":[45,77,109],"increase":[46],"chosen.":[48],"Depth":[49],"calculation":[50],"not":[52],"limited":[53],"subject":[56],"and":[58],"takes":[59],"into":[60],"account":[61],"all":[62],"previously":[63],"mapped":[64],"trees":[65],"representing":[66],"sub-expressions":[67],"used":[68],"as":[69,86,88,114],"inputs.":[70],"Experimental":[71],"results":[72],"show":[73],"gains":[74],"in":[75,84,89,107],"measured":[78,91],"number":[81],"gates":[83],"series,":[85],"well":[87],"area":[90],"transistor":[93],"count":[94],"when":[95],"compared":[96],"SIS":[98],"approach":[100],"same":[103],"libraries.":[104],"gain":[106],"translates":[110],"better":[112],"timing":[113],"verified":[115],"spice":[117],"simulations.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}