{"id":"https://openalex.org/W2166057109","doi":"https://doi.org/10.1145/1016568.1016619","title":"Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic","display_name":"Enhanced 32-bit carry lookahead adder using multiple output enable-disable CMOS differential logic","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2166057109","doi":"https://doi.org/10.1145/1016568.1016619","mag":"2166057109"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016619","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040436328","display_name":"M\u00e1rio C. B. Osorio","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"M\u00e1rio C. B. Osorio","raw_affiliation_strings":["Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100836605","display_name":"Carlos A. Sampaio","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos A. Sampaio","raw_affiliation_strings":["Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 I. Reis","raw_affiliation_strings":["Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica - UFRGS, Porto Alegre - RS - Brasil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.6781,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.74442529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8407405614852905},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7852869033813477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7202368378639221},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.6872402429580688},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5515519976615906},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5164209008216858},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4908924698829651},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4555775225162506},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4131656587123871},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.38844743371009827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33960598707199097},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2705754339694977},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18783685564994812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16286975145339966},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14746761322021484}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8407405614852905},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7852869033813477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7202368378639221},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.6872402429580688},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5515519976615906},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5164209008216858},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4908924698829651},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4555775225162506},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4131656587123871},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.38844743371009827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33960598707199097},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2705754339694977},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18783685564994812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16286975145339966},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14746761322021484},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016619","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1963965124","https://openalex.org/W2001868452","https://openalex.org/W2012289548","https://openalex.org/W2023643719","https://openalex.org/W2026235247","https://openalex.org/W2027784276","https://openalex.org/W2057329915","https://openalex.org/W2068355008","https://openalex.org/W2103367250","https://openalex.org/W2114489915","https://openalex.org/W2117956094","https://openalex.org/W2155199871","https://openalex.org/W2159081020","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W2075110663","https://openalex.org/W1910495841","https://openalex.org/W2109236388","https://openalex.org/W2033419648","https://openalex.org/W2059369867","https://openalex.org/W4225135417","https://openalex.org/W2127980940","https://openalex.org/W2095962490","https://openalex.org/W2057091512","https://openalex.org/W2157955791"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"enhanced":[4],"32-bit":[5,53],"carry":[6],"look-ahead":[7],"(CLA)":[8],"adder":[9],"implemented":[10],"using":[11],"the":[12,47,68],"multi-output":[13],"enable":[14],"/disable":[15],"CMOS":[16,64],"differential":[17],"logic":[18],"(MOECDL)":[19],"style.":[20],"The":[21,35,52],"MOECDL":[22,54],"structure":[23],"proposed":[24],"represents":[25],"a":[26,61],"promising":[27],"technique":[28],"for":[29],"iterative":[30],"networks":[31],"and":[32],"self-timed":[33],"circuits.":[34],"recursive":[36],"property":[37],"of":[38,49],"CLA":[39,55],"algorithm":[40],"has":[41,57],"been":[42,58],"efficiently":[43],"exploited":[44],"to":[45,67],"demonstrate":[46],"advantages":[48],"multiple-output":[50],"structures.":[51],"circuit":[56],"designed":[59],"into":[60],"standard":[62],"0.5mm":[63],"technology.":[65],"Comparison":[66],"known":[69],"DCVS":[70],"style":[71],"is":[72],"presented":[73],"through":[74],"electrical":[75],"simulation.":[76]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}