{"id":"https://openalex.org/W1970182283","doi":"https://doi.org/10.1145/1016568.1016609","title":"Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures","display_name":"Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W1970182283","doi":"https://doi.org/10.1145/1016568.1016609","mag":"1970182283"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071216508","display_name":"Alexander Thomas","orcid":"https://orcid.org/0000-0001-7953-3878"},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Alexander Thomas","raw_affiliation_strings":["Universit\u00e4t Karlsruhe, Karlsruhe, Germany","Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210119349"]},{"raw_affiliation_string":"Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013085220","display_name":"Thomas Zander","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Zander","raw_affiliation_strings":["Universit\u00e4t Karlsruhe, Karlsruhe, Germany","Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210119349"]},{"raw_affiliation_string":"Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["Universit\u00e4t Karlsruhe, Karlsruhe, Germany","Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210119349"]},{"raw_affiliation_string":"Inst. fur Tech. der Inf., Univ. Karlsruhe, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071216508"],"corresponding_institution_ids":["https://openalex.org/I4210119349"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71290617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8495662808418274},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5675684809684753},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5304153561592102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5268855094909668},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46490538120269775},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4541378617286682},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.4443749785423279},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4362821578979492},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43418529629707336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33059170842170715},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18699970841407776},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1279272735118866}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8495662808418274},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5675684809684753},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5304153561592102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5268855094909668},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46490538120269775},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4541378617286682},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.4443749785423279},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4362821578979492},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43418529629707336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33059170842170715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18699970841407776},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1279272735118866},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016609","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016609","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W19379701","https://openalex.org/W72387123","https://openalex.org/W2017442383","https://openalex.org/W2073033998","https://openalex.org/W2098571523","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2543610639","https://openalex.org/W2128337014","https://openalex.org/W2993780376","https://openalex.org/W2978553361","https://openalex.org/W2909135646","https://openalex.org/W2121559452","https://openalex.org/W3134177848","https://openalex.org/W2077105843","https://openalex.org/W1561927044","https://openalex.org/W4384080719"],"abstract_inverted_index":{"Modern":[0,169],"application":[1],"scenarios":[2],"out":[3,36],"of":[4,37,46,55,82,123,129,132,157,192],"multimedia":[5],"and":[6,12,53,65,107,143,165,189],"mobile":[7],"communication":[8,68],"domains":[9],"demand":[10],"more":[11,13],"performant":[14],"data":[15,160,166,183,194],"processing":[16,122,167,195],"architectures,":[17],"which":[18,42,154,202],"cannot":[19],"be":[20],"achieved":[21],"by":[22,59,71,75,174],"using":[23],"current":[24],"DSP":[25],"or":[26],"microprocessor":[27],"approaches.":[28],"This":[29],"contribution":[30],"describes":[31],"a":[32,44,151,158],"new":[33,47],"architecture":[34,102],"approach":[35,100],"the":[38,51,61,67,72,77,89,93,101,136,163,184,190,193,204],"reconfigurable":[39,56],"array":[40,57],"field":[41],"offers":[43],"set":[45],"features":[48],"to":[49,150,198],"increase":[50],"flexibility":[52],"usability":[54],"architectures":[58],"increasing":[60],"performance":[62],"benefit":[63],"concurrently":[64],"decreasing":[66],"overhead":[69],"caused":[70],"system":[73,205],"controller":[74],"managing":[76],"architecture.":[78],"The":[79,127],"main":[80],"focus":[81],"this":[83,99,130,146,172],"publication":[84],"is":[85],"I/O":[86],"interface":[87],"where":[88],"authors":[90],"will":[91],"discuss":[92],"concepts":[94],"in":[95,110,135],"detail":[96],"memory.":[97],"By":[98,179],"gets":[103],"concept":[104],"specific":[105],"advantages":[106],"disadvantages.":[108],"Basically,":[109],"combination":[111],"with":[112],"random":[113],"access":[114],"memories":[115],"sequential":[116],"execution":[117],"processors":[118],"are":[119],"predestinated":[120],"for":[121],"control":[124],"oriented":[125],"application.":[126],"disadvantages":[128],"kind":[131],"approaches":[133],"lie":[134],"frequently":[137],"memory":[138,164,200],"accesses":[139],"during":[140],"instruction/data":[141],"reading":[142],"writing.":[144],"Thereby":[145],"strategy":[147],"leads":[148],"inevitable":[149],"bandwidth":[152],"bottleneck":[153],"results":[155],"because":[156],"brisk":[159],"exchange":[161],"between":[162],"unit.":[168],"microprocessors":[170],"reduce":[171],"problem":[173],"deploying":[175],"fast":[176],"clocked":[177],"caches.":[178],"working":[180],"on":[181],"streaming":[182],"caches":[185],"loose":[186],"their":[187],"potency":[188],"throughput":[191],"unit":[196],"converges":[197],"maximum":[199],"throughput,":[201],"limits":[203],"performance.":[206]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}