{"id":"https://openalex.org/W2142814027","doi":"https://doi.org/10.1145/1016568.1016608","title":"Distributed arithmetic FPGA design with online scalable size and performance","display_name":"Distributed arithmetic FPGA design with online scalable size and performance","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2142814027","doi":"https://doi.org/10.1145/1016568.1016608","mag":"2142814027"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016608","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022318975","display_name":"Klaus Danne","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Klaus Danne","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany","University of Paderborn,, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"University of Paderborn,, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5022318975"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.17467675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/human-multitasking","display_name":"Human multitasking","score":0.8293372392654419},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8161589503288269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8071790933609009},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7536375522613525},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6667190790176392},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6453835964202881},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.5078485608100891},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4817102551460266},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47078579664230347},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3566766381263733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3224530518054962},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11763924360275269},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0912141501903534}],"concepts":[{"id":"https://openalex.org/C107418235","wikidata":"https://www.wikidata.org/wiki/Q1520565","display_name":"Human multitasking","level":2,"score":0.8293372392654419},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8161589503288269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8071790933609009},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7536375522613525},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6667190790176392},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6453835964202881},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.5078485608100891},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4817102551460266},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47078579664230347},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3566766381263733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3224530518054962},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11763924360275269},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0912141501903534},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C180747234","wikidata":"https://www.wikidata.org/wiki/Q23373","display_name":"Cognitive psychology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1016568.1016608","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.60.382","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://wwwcs.uni-paderborn.de/cs/ag-platzner/danne/pub/./Dann2004a.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1535835247","https://openalex.org/W1575506554","https://openalex.org/W1651202782","https://openalex.org/W1811543461","https://openalex.org/W1830708738","https://openalex.org/W2079543149","https://openalex.org/W2095603848","https://openalex.org/W2149793065","https://openalex.org/W2171430222","https://openalex.org/W4298160452"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"The":[0],"partial":[1],"runtime":[2],"reconfiguration":[3],"capability":[4],"of":[5,41],"FPGAs":[6],"allows":[7],"task":[8,24,36,45,55],"execution":[9],"in":[10],"a":[11,44],"multitasking":[12],"manner.":[13],"In":[14],"contrasts":[15],"to":[16],"most":[17],"other":[18],"models,":[19],"we":[20,60],"assume":[21],"that":[22],"each":[23],"has":[25],"several":[26],"implementation":[27],"variants":[28,50],"with":[29],"different":[30],"performance":[31],"and":[32,68],"size.":[33],"Moreover,":[34],"one":[35],"variant":[37],"is":[38],"an":[39,62],"extension":[40],"another.":[42],"Therefore,":[43],"can":[46],"change":[47],"between":[48],"its":[49],"without":[51],"reconfiguring":[52],"the":[53,70],"entire":[54],"footprint.":[56],"As":[57],"case":[58],"study,":[59],"introduce":[61],"online":[63],"scalable":[64],"distributed":[65],"arithmetic":[66],"design":[67],"review":[69],"advantages.":[71]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
