{"id":"https://openalex.org/W2167792321","doi":"https://doi.org/10.1145/1016568.1016602","title":"Reducing test time with processor reuse in network-on-chip based systems","display_name":"Reducing test time with processor reuse in network-on-chip based systems","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2167792321","doi":"https://doi.org/10.1145/1016568.1016602","mag":"2167792321"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandre M. Amory","raw_affiliation_strings":["Instituto de Inform\u00e1tica-UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica-UFRGS","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083346493","display_name":"\u00c9rika Cota","orcid":"https://orcid.org/0000-0001-7431-7738"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"\u00c9rika Cota","raw_affiliation_strings":["Instituto de Inform\u00e1tica-UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica-UFRGS","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105973341","display_name":"Marcelo Lubaszewski","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["BR","ES"],"is_corresponding":false,"raw_author_name":"Marcelo Lubaszewski","raw_affiliation_strings":["Instituto de Inform\u00e1tica-UFRGS and Universidad de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica-UFRGS and Universidad de Sevilla","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando G. Moraes","raw_affiliation_strings":["Faculdade de Inform\u00e1tica-PUCRS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculdade de Inform\u00e1tica-PUCRS","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4952,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.9123891,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7817957401275635},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7458178997039795},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6645796298980713},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6393385529518127},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6090603470802307},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5528664588928223},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.47002673149108887},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.44060513377189636},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.42203259468078613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3558846414089203},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3306995630264282},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1438528597354889}],"concepts":[{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7817957401275635},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7458178997039795},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6645796298980713},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6393385529518127},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6090603470802307},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5528664588928223},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.47002673149108887},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.44060513377189636},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.42203259468078613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3558846414089203},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3306995630264282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1438528597354889},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1572969092","https://openalex.org/W1607247451","https://openalex.org/W1983320508","https://openalex.org/W2011403724","https://openalex.org/W2020708149","https://openalex.org/W2101221491","https://openalex.org/W2104603273","https://openalex.org/W2114156871","https://openalex.org/W2120392299","https://openalex.org/W2127294217","https://openalex.org/W2130111591","https://openalex.org/W2132328584","https://openalex.org/W2143620763","https://openalex.org/W2151243068","https://openalex.org/W2154509211","https://openalex.org/W2160642395","https://openalex.org/W2163105460","https://openalex.org/W2163590199","https://openalex.org/W6634406311","https://openalex.org/W6678308743","https://openalex.org/W6681140962","https://openalex.org/W6684204203"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233","https://openalex.org/W1581055755"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,32,62],"test":[4,13,27,38,89,94],"planning":[5],"method":[6],"capable":[7],"of":[8,28,40,48,53,64,77],"reusing":[9],"available":[10],"processors":[11,85],"as":[12,21],"sources":[14],"and":[15,17,56,82,91],"sinks,":[16],"the":[18,22,26,41,46,51,69,74,79,83,88,93],"on-chip":[19,80],"network":[20,81],"access":[23],"mechanism":[24],"for":[25,61],"cores":[29],"embedded":[30,84],"into":[31],"system":[33,42],"on":[34,68],"chip.":[35],"The":[36],"resulting":[37],"time":[39],"is":[43],"evaluated":[44],"considering":[45],"number":[47,52],"reused":[49],"processors,":[50],"external":[54],"interfaces,":[55],"power":[57],"dissipation.":[58],"Experimental":[59],"results":[60],"set":[63],"industrial":[65],"examples":[66],"based":[67],"ITC'02":[70],"benchmarks":[71],"show":[72],"that":[73],"cooperative":[75],"use":[76],"both":[78],"can":[86],"increase":[87],"parallelism":[90],"reduce":[92],"time.":[95]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}