{"id":"https://openalex.org/W2116517177","doi":"https://doi.org/10.1145/1016568.1016592","title":"An automatic testbench generation tool for a SystemC functional verification methodology","display_name":"An automatic testbench generation tool for a SystemC functional verification methodology","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2116517177","doi":"https://doi.org/10.1145/1016568.1016592","mag":"2116517177"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041007796","display_name":"Karina R. G. da Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Karina R. G. da Silva","raw_affiliation_strings":["Universidade Federal de Campina Grande, Campina Grande, Brasil","Universidade Federal de Campina Grande, Campina grande, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina Grande, Brasil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina grande, Brasil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038249802","display_name":"Elmar U. K. Melcher","orcid":"https://orcid.org/0000-0003-0560-1131"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Elmar U. K. Melcher","raw_affiliation_strings":["Universidade Federal de Campina Grande, Campina Grande, Brasil","Universidade Federal de Campina Grande, Campina grande, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina Grande, Brasil","institution_ids":["https://openalex.org/I41455075"]},{"raw_affiliation_string":"Universidade Federal de Campina Grande, Campina grande, Brasil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067675731","display_name":"Guido Ara\u00fajo","orcid":"https://orcid.org/0000-0003-4869-5190"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guido Araujo","raw_affiliation_strings":["Universidade Estadual de Campinas, Campinas, Brasil","Universidade Estadual de Campinas, Campinas. Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Estadual de Campinas, Campinas, Brasil","institution_ids":["https://openalex.org/I181391015"]},{"raw_affiliation_string":"Universidade Estadual de Campinas, Campinas. Brasil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066042583","display_name":"Valdiney Alves Pimenta","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Valdiney Alves Pimenta","raw_affiliation_strings":["Universidade Estadual de Campinas, Campinas, Brasil","Universidade Estadual de Campinas, Campinas. Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Estadual de Campinas, Campinas, Brasil","institution_ids":["https://openalex.org/I181391015"]},{"raw_affiliation_string":"Universidade Estadual de Campinas, Campinas. Brasil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.59,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.82779678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"66","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.86855149269104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.830292820930481},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7758057117462158},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.764621376991272},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6842337250709534},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5983092188835144},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5883450508117676},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5827029943466187},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5503343343734741},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5139164924621582},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4835197925567627},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4825855493545532},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.47149771451950073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4454087018966675},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35627126693725586},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.288806676864624},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17431634664535522},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.1014176607131958}],"concepts":[{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.86855149269104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.830292820930481},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7758057117462158},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.764621376991272},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6842337250709534},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5983092188835144},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5883450508117676},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5827029943466187},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5503343343734741},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5139164924621582},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4835197925567627},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4825855493545532},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.47149771451950073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4454087018966675},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35627126693725586},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.288806676864624},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17431634664535522},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.1014176607131958},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1541510538","https://openalex.org/W1595810184","https://openalex.org/W1602612484","https://openalex.org/W1996021027","https://openalex.org/W2008923158","https://openalex.org/W2110804891","https://openalex.org/W2153739496"],"related_works":["https://openalex.org/W2161390130","https://openalex.org/W2535719568","https://openalex.org/W2166358658","https://openalex.org/W2135756607","https://openalex.org/W1985271980","https://openalex.org/W2165346564","https://openalex.org/W3146089259","https://openalex.org/W4255789569","https://openalex.org/W2138343703","https://openalex.org/W2004066214"],"abstract_inverted_index":{"The":[0],"advent":[1],"of":[2,19,83,102],"new":[3],"90nm/130nm":[4],"VLSI":[5],"technology":[6],"and":[7,46,66],"SoC":[8],"design":[9,35,95],"methodologies,":[10],"has":[11,28],"brought":[12],"an":[13,55],"explosive":[14],"growth":[15],"in":[16,33],"the":[17,30,73,100],"complexity":[18],"modern":[20],"electronic":[21],"circuits.":[22],"As":[23],"a":[24,80,92],"result,":[25],"functional":[26,68],"verification":[27,57],"become":[29],"major":[31],"bottleneck":[32],"any":[34],"flow.":[36],"New":[37],"methods":[38],"are":[39],"required":[40],"that":[41,60],"allow":[42],"for":[43],"easier,":[44],"quicker":[45],"more":[47],"reusable":[48],"verification.":[49,69],"In":[50],"this":[51],"paper":[52],"we":[53],"propose":[54],"automatic":[56],"methodology":[58],"approach":[59,71],"enables":[61],"fast,":[62],"transaction-level,":[63],"coverage-driven,":[64],"self-checking":[65],"random-constraint":[67],"Our":[70],"uses":[72],"SystemC":[74],"Verification":[75],"Library":[76],"(SCV),":[77],"to":[78,98],"synthesize":[79],"tool":[81],"capable":[82],"automatically":[84],"generating":[85],"testbench":[86],"templates.":[87],"A":[88],"case":[89],"study":[90],"from":[91],"real":[93],"MP3":[94],"is":[96],"used":[97],"show":[99],"effectiveness":[101],"our":[103],"approach.":[104]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}