{"id":"https://openalex.org/W2113678299","doi":"https://doi.org/10.1145/1016568.1016590","title":"Exception handling in microprocessors using assertion libraries","display_name":"Exception handling in microprocessors using assertion libraries","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2113678299","doi":"https://doi.org/10.1145/1016568.1016590","mag":"2113678299"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037450766","display_name":"Fernando Cortez Sica","orcid":"https://orcid.org/0000-0002-5268-9511"},"institutions":[{"id":"https://openalex.org/I3018999404","display_name":"Centro Universit\u00e1rio de Belo Horizonte","ror":"https://ror.org/04m3xd186","country_code":"BR","type":"education","lineage":["https://openalex.org/I3018999404"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernando Cortez Sica","raw_affiliation_strings":["DCC/UFMG - DECOM/UFOP, Belo Horizonte, Brazil","DCC, Univ. Fed. de Minas Gerais, Belo Horizonte, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DCC/UFMG - DECOM/UFOP, Belo Horizonte, Brazil","institution_ids":[]},{"raw_affiliation_string":"DCC, Univ. Fed. de Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I3018999404"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108433607","display_name":"Claudionor N. Coelho","orcid":null},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Claudionor N. Coelho","raw_affiliation_strings":["Federal University of Minas Gerais, Belo Horizonte, Brazil","Federal University of Minas Gerais, Belo Horizonte; Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte; Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Augusto M. Nacif","raw_affiliation_strings":["Federal University of Minas Gerais, Belo Horizonte, Brazil","Federal University of Minas Gerais, Belo Horizonte; Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte; Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055482958","display_name":"Harry Foster","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harry Foster","raw_affiliation_strings":["Jasper Design Automation, Inc., Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jasper Design Automation, Inc., Mountain View, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112223799","display_name":"A.O. Fernandes","orcid":null},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ant\u00f4nio Ot\u00e1vio Fernandes","raw_affiliation_strings":["Federal University of Minas Gerais, Belo Horizonte, Brazil","Federal University of Minas Gerais, Belo Horizonte; Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte; Brazil","institution_ids":["https://openalex.org/I110200422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.53,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66744016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.942541241645813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7954795360565186},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6269132494926453},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.578673243522644},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5385442972183228},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5325319766998291},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4993419647216797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49241578578948975},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48724666237831116},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.4813852608203888},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4357868432998657},{"id":"https://openalex.org/keywords/exception-handling","display_name":"Exception handling","score":0.43410468101501465},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4167577028274536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.304951936006546},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21770066022872925},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20089304447174072}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.942541241645813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7954795360565186},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6269132494926453},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.578673243522644},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5385442972183228},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5325319766998291},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4993419647216797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49241578578948975},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48724666237831116},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.4813852608203888},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4357868432998657},{"id":"https://openalex.org/C145428669","wikidata":"https://www.wikidata.org/wiki/Q471748","display_name":"Exception handling","level":2,"score":0.43410468101501465},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4167577028274536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.304951936006546},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21770066022872925},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20089304447174072},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W153129976","https://openalex.org/W193562070","https://openalex.org/W313395762","https://openalex.org/W1555915743","https://openalex.org/W1607873999","https://openalex.org/W1797377815","https://openalex.org/W2104532741","https://openalex.org/W2506983566","https://openalex.org/W4206432109","https://openalex.org/W4243443630"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W4230849338","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W1968067090","https://openalex.org/W2345942070","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2940837694","https://openalex.org/W2519573658"],"abstract_inverted_index":{"In":[0],"complex":[1,50],"System-on-a-Chip":[2],"(SoC)":[3],"designs,":[4],"designers":[5],"often":[6],"need":[7],"to":[8,19,25,48,63,89],"add":[9,49],"new":[10,92],"features":[11],"into":[12],"an":[13,86],"original":[14],"processor":[15,55,88],"core,":[16],"such":[17],"as":[18],"extend":[20,64],"the":[21,29,33,65,79],"exception":[22,51],"handling":[23,52],"mechanism":[24,75],"consider":[26],"exceptions":[27,69],"in":[28,38,54,71],"remaining":[30],"portion":[31],"of":[32,68,81],"SoC":[34],"design.":[35],"We":[36],"present":[37],"this":[39],"paper":[40],"a":[41],"scalable":[42],"architecture":[43],"that":[44],"can":[45,60],"be":[46,61],"used":[47,62],"mechanisms":[53],"cores":[56],"and":[57],"how":[58],"it":[59],"fixed":[66],"set":[67],"found":[70],"microprocessor":[72],"cores.":[73],"This":[74],"is":[76],"based":[77],"on":[78],"use":[80],"assertion":[82,87],"libraries":[83],"linked":[84],"by":[85],"incorporate":[90],"these":[91],"functionalities.":[93]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}