{"id":"https://openalex.org/W2122053580","doi":"https://doi.org/10.1145/1016568.1016588","title":"Modeling and designing high performance analog reconfigurable circuits","display_name":"Modeling and designing high performance analog reconfigurable circuits","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2122053580","doi":"https://doi.org/10.1145/1016568.1016588","mag":"2122053580"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081525917","display_name":"Eric Fabris","orcid":"https://orcid.org/0000-0003-3313-4059"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eric E. Fabris","raw_affiliation_strings":["UFRGS, Informatics Institute, Porto Alegre, Brazil","Inf. Inst., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Informatics Institute, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inf. Inst., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["UFRGS, Informatics Institute, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Informatics Institute, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["UFRGS, Informatics Institute, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Informatics Institute, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.5966,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71351744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.7053192257881165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6700658202171326},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5887344479560852},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5717558264732361},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5581837892532349},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5318070650100708},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5083388686180115},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.48271772265434265},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4747993052005768},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4614585340023041},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4608994722366333},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45476654171943665},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.45350033044815063},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4181376099586487},{"id":"https://openalex.org/keywords/analogue-switch","display_name":"Analogue switch","score":0.4142308831214905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4035264551639557},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3791918158531189},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32723167538642883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3041501045227051},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23738926649093628},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21669110655784607},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20131027698516846},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.115153968334198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09128689765930176}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.7053192257881165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6700658202171326},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5887344479560852},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5717558264732361},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5581837892532349},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5318070650100708},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5083388686180115},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.48271772265434265},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4747993052005768},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4614585340023041},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4608994722366333},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45476654171943665},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.45350033044815063},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4181376099586487},{"id":"https://openalex.org/C45367353","wikidata":"https://www.wikidata.org/wiki/Q1327315","display_name":"Analogue switch","level":3,"score":0.4142308831214905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4035264551639557},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3791918158531189},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32723167538642883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3041501045227051},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23738926649093628},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21669110655784607},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20131027698516846},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.115153968334198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09128689765930176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W563845699","https://openalex.org/W1531446014","https://openalex.org/W1604371504","https://openalex.org/W1859405014","https://openalex.org/W1915192145","https://openalex.org/W2067772889","https://openalex.org/W2091995580","https://openalex.org/W2096087179","https://openalex.org/W2110476514","https://openalex.org/W2110850179","https://openalex.org/W2128478674","https://openalex.org/W2134140013","https://openalex.org/W2139618226","https://openalex.org/W2162964517","https://openalex.org/W2787894033"],"related_works":["https://openalex.org/W2889983699","https://openalex.org/W2751342477","https://openalex.org/W1489445348","https://openalex.org/W1973642077","https://openalex.org/W589205028","https://openalex.org/W2365016061","https://openalex.org/W2116226449","https://openalex.org/W2568296580","https://openalex.org/W2169924428","https://openalex.org/W4285410130"],"abstract_inverted_index":{"The":[0,22],"theoretical":[1],"model":[2],"for":[3,9,30],"a":[4,13,83],"mixed":[5],"signal":[6],"front-end":[7],"interface":[8],"the":[10,37,65,88,93],"SOC":[11],"employing":[12],"fixed":[14],"analog":[15,43,74],"cell":[16],"is":[17],"presented":[18],"in":[19],"this":[20],"work.":[21],"set":[23],"of":[24,73,87],"developed":[25],"equations":[26],"can":[27,68],"be":[28],"used":[29],"high":[31],"level":[32,72],"design":[33,75,95],"space":[34],"exploration.":[35],"Moreover,":[36],"proposed":[38,66,94],"architecture":[39,67],"leads":[40],"to":[41,51,70],"programmable":[42],"processing":[44],"functions":[45],"using":[46],"digital":[47],"modules,":[48],"well":[49],"suited":[50],"current":[52],"FPGAs":[53],"platforms":[54],"and":[55,91],"general":[56],"purpose":[57],"SOC.":[58],"Some":[59],"guidelines":[60],"are":[61],"addressed":[62],"on":[63],"how":[64],"lead":[69],"greater":[71],"automation.":[76],"Experimental":[77],"results":[78],"show":[79],"constant":[80],"performance":[81],"over":[82],"large":[84],"frequency":[85],"range":[86],"input":[89],"signal,":[90],"validate":[92],"equations.":[96]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}