{"id":"https://openalex.org/W2134382506","doi":"https://doi.org/10.1145/1016568.1016583","title":"Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration","display_name":"Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2134382506","doi":"https://doi.org/10.1145/1016568.1016583","mag":"2134382506"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016583","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114422898","display_name":"M. Huebner","orcid":"https://orcid.org/0000-0002-1162-8763"},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Huebner","raw_affiliation_strings":["University Karlsruhe (TH), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Karlsruhe (TH), Germany","institution_ids":["https://openalex.org/I4210119349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086939715","display_name":"Tobias Becker","orcid":"https://orcid.org/0000-0001-5939-6757"},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Becker","raw_affiliation_strings":["University Karlsruhe (TH), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Karlsruhe (TH), Germany","institution_ids":["https://openalex.org/I4210119349"]}]},{"author_position":"last","author":{"id":null,"display_name":"Juergen Becker","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119349","display_name":"Karlsruhe University of Education","ror":"https://ror.org/01t1kq612","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210119349"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["University Karlsruhe (TH), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Karlsruhe (TH), Germany","institution_ids":["https://openalex.org/I4210119349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210119349"],"apc_list":null,"apc_paid":null,"fwci":9.5419,"has_fulltext":false,"cited_by_count":101,"citation_normalized_percentile":{"value":0.98474866,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"28","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.929725706577301},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.858725905418396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7361911535263062},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7258703112602234},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7217618227005005},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7127065062522888},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6859615445137024},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5316736102104187},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49979472160339355},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4809255301952362},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.4452284872531891},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38554298877716064},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14061239361763}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.929725706577301},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.858725905418396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7361911535263062},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7258703112602234},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7217618227005005},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7127065062522888},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6859615445137024},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5316736102104187},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49979472160339355},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4809255301952362},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.4452284872531891},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38554298877716064},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14061239361763},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016583","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016583","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W12186748","https://openalex.org/W1594401100","https://openalex.org/W2048330014","https://openalex.org/W2105999584","https://openalex.org/W2116650992","https://openalex.org/W2128728233","https://openalex.org/W2130472321","https://openalex.org/W2149052212"],"related_works":["https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W1525346225","https://openalex.org/W2020254467","https://openalex.org/W1513974833","https://openalex.org/W1535397071","https://openalex.org/W2759093520","https://openalex.org/W1576787868","https://openalex.org/W4252535411","https://openalex.org/W1521892965"],"abstract_inverted_index":{"Xilinx":[0,121],"Virtex":[1],"FPGAs":[2],"offer":[3],"the":[4,18,29,54,62,64,72,79,112,116],"possibility":[5],"of":[6,53,91,111],"dynamic":[7,41],"and":[8,42,51,60,115],"partial":[9,43],"run-time":[10],"reconfiguration.":[11],"If":[12],"a":[13,40,97,120],"system":[14,45,118],"uses":[15,67],"this":[16,85],"feature":[17],"designer":[19,80],"has":[20],"to":[21,31,96],"take":[22],"care,":[23],"that":[24],"no":[25],"signal":[26,68],"lines":[27,69],"cross":[28,71],"border":[30],"other":[32],"reconfigurable":[33,44],"regions.":[34],"Traditional":[35],"solutions":[36],"connecting":[37],"modules":[38],"on":[39,119],"use":[46,88],"TBUF":[47,92],"elements":[48,93],"for":[49],"connection":[50],"separation":[52],"functional":[55],"blocks.":[56],"While":[57],"automalically":[58],"placing":[59],"routing":[61],"design,":[63],"routing-tool":[65],"sometimes":[66],"which":[70,94],"module":[73],"border.":[74],"The":[75],"constraints":[76],"given":[77],"by":[78,99],"are":[81],"ignored.":[82],"To":[83],"solve":[84],"problem":[86],"we":[87],"slices":[89],"instead":[90],"leads":[95],"benefit":[98],"using":[100],"an":[101,109],"automatic":[102],"modular":[103],"design":[104],"flow.":[105],"This":[106],"paper":[107],"gives":[108],"overview":[110],"used":[113],"technique":[114],"complete":[117],"XC2V3000":[122],"FPGA.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}