{"id":"https://openalex.org/W2065005513","doi":"https://doi.org/10.1145/1016568.1016578","title":"Test and design-for-test of mixed-signal integrated circuits","display_name":"Test and design-for-test of mixed-signal integrated circuits","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2065005513","doi":"https://doi.org/10.1145/1016568.1016578","mag":"2065005513"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016578","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103617569","display_name":"Jos\u00e9 L. Huertas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jose Luis Huertas","raw_affiliation_strings":["CNM, Sevilla, Spain","Instituto de Microelectron. de Sevilla, CNM, Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"CNM, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Instituto de Microelectron. de Sevilla, CNM, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103617569"],"corresponding_institution_ids":["https://openalex.org/I4210104545"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.76184262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.8175450563430786},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6846211552619934},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6625877618789673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6014671325683594},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5827062726020813},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5694402456283569},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5649514198303223},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4808807671070099},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46189960837364197},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4468544125556946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4370255768299103},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4343174397945404},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4286668598651886},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3927636742591858},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31527528166770935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3081487715244293},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2959417998790741},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19199475646018982}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.8175450563430786},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6846211552619934},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6625877618789673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6014671325683594},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5827062726020813},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5694402456283569},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5649514198303223},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4808807671070099},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46189960837364197},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4468544125556946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4370255768299103},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4343174397945404},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4286668598651886},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3927636742591858},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31527528166770935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3081487715244293},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2959417998790741},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19199475646018982},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016578","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016578","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":81,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W250146004","https://openalex.org/W1494738794","https://openalex.org/W1514016146","https://openalex.org/W1542521181","https://openalex.org/W1554885925","https://openalex.org/W1555274692","https://openalex.org/W1555400249","https://openalex.org/W1560309913","https://openalex.org/W1571942025","https://openalex.org/W1599946049","https://openalex.org/W1672697766","https://openalex.org/W1809659502","https://openalex.org/W1934570129","https://openalex.org/W1940143604","https://openalex.org/W1959459420","https://openalex.org/W1966814046","https://openalex.org/W1972876480","https://openalex.org/W1974324874","https://openalex.org/W1988552265","https://openalex.org/W1998566276","https://openalex.org/W2004437077","https://openalex.org/W2024736083","https://openalex.org/W2028504835","https://openalex.org/W2028745521","https://openalex.org/W2031792799","https://openalex.org/W2041354809","https://openalex.org/W2066750428","https://openalex.org/W2068332337","https://openalex.org/W2068571131","https://openalex.org/W2077251002","https://openalex.org/W2084128131","https://openalex.org/W2084233556","https://openalex.org/W2100445335","https://openalex.org/W2101006006","https://openalex.org/W2101334499","https://openalex.org/W2101752872","https://openalex.org/W2102675547","https://openalex.org/W2106816366","https://openalex.org/W2114380251","https://openalex.org/W2115099700","https://openalex.org/W2115729533","https://openalex.org/W2116967920","https://openalex.org/W2117004256","https://openalex.org/W2119877269","https://openalex.org/W2121929553","https://openalex.org/W2122810100","https://openalex.org/W2122869281","https://openalex.org/W2124017175","https://openalex.org/W2124912253","https://openalex.org/W2130884788","https://openalex.org/W2131346107","https://openalex.org/W2131578907","https://openalex.org/W2132671326","https://openalex.org/W2134974905","https://openalex.org/W2136491990","https://openalex.org/W2137446533","https://openalex.org/W2140768732","https://openalex.org/W2146049006","https://openalex.org/W2146116573","https://openalex.org/W2146305212","https://openalex.org/W2146685901","https://openalex.org/W2147292717","https://openalex.org/W2149775467","https://openalex.org/W2152537299","https://openalex.org/W2154916972","https://openalex.org/W2155609347","https://openalex.org/W2156213538","https://openalex.org/W2156459628","https://openalex.org/W2161134518","https://openalex.org/W2165728972","https://openalex.org/W2167930416","https://openalex.org/W2169713829","https://openalex.org/W2170284208","https://openalex.org/W2171636001","https://openalex.org/W2283624928","https://openalex.org/W2403201314","https://openalex.org/W2480614749","https://openalex.org/W2948266080","https://openalex.org/W4297837360","https://openalex.org/W4301474506"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W4248272744","https://openalex.org/W2373135325","https://openalex.org/W1849410037","https://openalex.org/W2101025877","https://openalex.org/W2082120371","https://openalex.org/W1925788181"],"abstract_inverted_index":{"This":[0],"tutorial":[1,222],"aims":[2],"to":[3,74,117,130,146,162,180,225,240],"introduce":[4],"circuit":[5,108,119,164,194],"designers":[6,236],"into":[7,33],"the":[8,87,101,115,123,132,135,151,167,171,254],"problems":[9],"of":[10,65,134],"making":[11],"integrated":[12,75,78,163,193,232],"circuits":[13,53,233],"more":[14],"testable.":[15],"An":[16],"efficient":[17],"test":[18,40,158,182,184,190,198,242,247,252,265],"procedure":[19],"for":[20,51,62,157,205,209],"a":[21,148],"complex,":[22],"mixed-signal":[23,68,91,181,231],"Application":[24],"Specific":[25],"Integrated":[26],"Circuit":[27],"(ASIC),":[28],"must":[29],"take":[30],"several":[31],"factors":[32,48],"consideration:":[34],"stimuli":[35],"generation,":[36],"sufficient":[37],"access,":[38],"single":[39],"output,":[41],"simple":[42],"measurement":[43],"set":[44],"and":[45,77,80,90,121,153,197,212,219,230,257,262,267],"system-level":[46],"decomposition.These":[47],"worth":[49],"attention":[50],"specific":[52],"classes,":[54],"since":[55],"there":[56],"is":[57,159,223],"no":[58],"universal":[59],"method":[60],"valid":[61],"any":[63],"kind":[64],"analog":[66,89,188,229],"and/or":[67],"function.":[69],"Attention":[70],"will":[71,110,142],"be":[72,111,143],"paid":[73],"filters":[76],"analog-to-digital":[79],"digital-to-analog":[81],"converters,":[82],"as":[83,114],"they":[84],"are":[85,174],"today":[86],"main":[88],"cores":[92],"found":[93],"in":[94,176,192,228,234,238,243,250,260],"state-of-the-art":[95],"complex":[96],"Systems-on-Chip":[97],"(SoCs).":[98],"In":[99],"particular,":[100],"possibilities":[102],"offered":[103],"by":[104],"techniques":[105,204,208,214],"using":[106],"small":[107],"modifications":[109],"specially":[112],"focused,":[113],"means":[116],"improve":[118],"testability,":[120,216],"thus":[122],"fault":[124],"coverage,":[125],"while":[126],"avoiding":[127],"at":[128],"most":[129],"degrade":[131],"performance":[133],"final":[136],"electronic":[137],"system.":[138],"Practical":[139],"silicon":[140],"examples":[141],"presented,":[144],"trying":[145],"give":[147],"flavour":[149],"on":[150,264],"pros":[152],"cons":[154],"that":[155],"design":[156,196,245,255],"offering":[160],"nowadays":[161],"designers.To":[165],"meet":[166],"goals":[168],"stated":[169],"above,":[170],"following":[172],"topics":[173],"addressed":[175],"this":[177],"tutorial:":[178],"introduction":[179],"(main":[183],"concepts,":[185],"digital":[186],"vs.":[187],"testing,":[189],"practice":[191],"industry,":[195],"inter-relations),":[199],"testing":[200,206,210],"approaches":[201],"(fault-based,":[202],"specification-based,":[203],"filters,":[207],"converters),":[211],"design-for-test":[213],"(enhancing":[215],"built-in":[217],"self-test":[218],"on-line":[220],"test).This":[221],"intended":[224],"professionals":[226],"interested":[227,237,249],"general:":[235],"how":[239],"consider":[241],"early":[244],"phases,":[246],"engineers":[248],"incorporating":[251],"within":[253],"flow,":[256],"academics":[258],"involved":[259],"research":[261],"education":[263],"procedures":[266],"strategies.":[268]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}