{"id":"https://openalex.org/W2048650157","doi":"https://doi.org/10.1145/1016568.1016577","title":"Architecture and CAD for FPGAs","display_name":"Architecture and CAD for FPGAs","publication_year":2004,"publication_date":"2004-09-04","ids":{"openalex":"https://openalex.org/W2048650157","doi":"https://doi.org/10.1145/1016568.1016577","mag":"2048650157"},"language":"en","primary_location":{"id":"doi:10.1145/1016568.1016577","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mike Hutton","raw_affiliation_strings":["Altera, San Jose, CA","[Altera Corp., San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Altera, San Jose, CA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"[Altera Corp., San Jose, CA, USA]","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038450823"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6269818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9837999939918518,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8245348930358887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7441271543502808},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.6840814352035522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6321367025375366},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5808489918708801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5781621336936951},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5315104722976685},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5298965573310852},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46328964829444885},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43080973625183105},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.426133394241333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32380950450897217},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2000034749507904},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1687833070755005}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8245348930358887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7441271543502808},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.6840814352035522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6321367025375366},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5808489918708801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5781621336936951},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5315104722976685},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5298965573310852},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46328964829444885},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43080973625183105},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.426133394241333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32380950450897217},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2000034749507904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1687833070755005},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1016568.1016577","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1016568.1016577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th symposium on Integrated circuits and system design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W2360552902","https://openalex.org/W1580934452","https://openalex.org/W2376859467","https://openalex.org/W3013792460","https://openalex.org/W2374579280","https://openalex.org/W2990957507","https://openalex.org/W2374125170","https://openalex.org/W4389045693","https://openalex.org/W2362011796"],"abstract_inverted_index":{"Long":[0],"past":[1],"are":[2,95],"the":[3,74,88,125,128,131,148,151,154,174],"days":[4],"when":[5],"programmable":[6],"logic":[7,29],"(FPGAs":[8],"and":[9,16,31,40,42,50,64,73,99,114,118,130,133,140,157,160,193,195],"CPLDs)":[10],"were":[11],"used":[12,163],"only":[13],"for":[14,35,184],"prototyping":[15],"interface":[17],"logic.":[18],"Today's":[19],"modern":[20],"devices":[21,72],"have":[22],"complicated":[23],"architectures":[24,117],"with":[25,121],"close":[26],"to":[27,57,66,101,164,172,189],"200,000":[28],"elements":[30],"flip-flops,":[32],"dedicated":[33,199],"blocks":[34],"DSP":[36],"processing,":[37],"embedded":[38,52],"memories":[39],"processors,":[41],"support":[43,58,67],"many":[44],"I/O":[45],"standards":[46],"including":[47,186],"high-speed":[48],"serial":[49],"now":[51,83,96],"tranceivers.":[53],"The":[54],"CAD":[55,119,161],"software":[56,77,129,149],"FPGAs":[59],"has":[60,136],"grown":[61],"in":[62,142,181],"sophistication":[63],"scope":[65],"these":[68],"larger,":[69],"more":[70],"complicated,":[71],"size":[75],"of":[76,198],"groups":[78],"at":[79],"FPGA":[80,113,152],"vendors":[81],"is":[82],"larger":[84],"than":[85],"all":[86],"but":[87],"biggest":[89],"EDA":[90],"companies.":[91],"Most":[92],"user":[93],"designs":[94],"complete":[97],"systems":[98],"go":[100],"production":[102],"as":[103],"an":[104,122],"FPGA.In":[105],"this":[106,135],"tutorial":[107],"we":[108,177],"will":[109,146,178],"talk":[110],"about":[111],"recent":[112,138],"CPLD":[115],"device":[116],"tools,":[120],"emphasis":[123],"on":[124,201],"interaction":[126],"between":[127],"architecture,":[132],"how":[134],"driven":[137],"evolutions":[139],"revolutions":[141],"PLD":[143],"architecture.":[144],"We":[145],"discuss":[147,179],"behind":[150],"-":[153],"synthesis,":[155],"place":[156],"route":[158],"algorithms":[159],"flow":[162],"convert":[165],"a":[166,170],"high-level":[167],"design":[168],"into":[169],"bitstream":[171],"program":[173],"device.":[175],"Finally,":[176],"issues":[180],"designing":[182],"hardware":[183],"FPGAs,":[185],"coding":[187],"styles":[188],"achieve":[190],"better":[191],"performance":[192],"area,":[194],"effective":[196],"use":[197],"resources":[200],"FPGAs.":[202]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}