{"id":"https://openalex.org/W2054456748","doi":"https://doi.org/10.1145/1013235.1013298","title":"A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies","display_name":"A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2054456748","doi":"https://doi.org/10.1145/1013235.1013298","mag":"2054456748"},"language":"en","primary_location":{"id":"doi:10.1145/1013235.1013298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017386059","display_name":"B. Chatterjee","orcid":"https://orcid.org/0000-0003-3698-872X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Bhaskar Chatterjee","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corp., Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017386059"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.3388,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63840767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"248","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8025694489479065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6814221143722534},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.6391192674636841},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5227696895599365},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5136770606040955},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5097960829734802},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4947628378868103},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.48708677291870117},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4864177703857422},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.4520329535007477},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4480142295360565},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4447234869003296},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.42765137553215027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4215332269668579},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3972529172897339},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33436527848243713},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32987284660339355},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.27848899364471436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20747900009155273},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17602846026420593},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08382570743560791},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08183735609054565}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8025694489479065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6814221143722534},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.6391192674636841},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5227696895599365},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5136770606040955},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5097960829734802},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4947628378868103},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.48708677291870117},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4864177703857422},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.4520329535007477},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4480142295360565},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4447234869003296},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.42765137553215027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4215332269668579},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3972529172897339},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33436527848243713},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32987284660339355},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.27848899364471436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20747900009155273},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17602846026420593},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08382570743560791},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08183735609054565},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1013235.1013298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.6027","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.6027","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/islped04/pdffiles/p248.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1521862294","https://openalex.org/W1527137186","https://openalex.org/W1998982072","https://openalex.org/W2108049334","https://openalex.org/W2118177820","https://openalex.org/W2127908169","https://openalex.org/W2133247319","https://openalex.org/W2133388010","https://openalex.org/W2154941994","https://openalex.org/W2161202223","https://openalex.org/W3172772885","https://openalex.org/W6631298087"],"related_works":["https://openalex.org/W2142702094","https://openalex.org/W1601701219","https://openalex.org/W2050591234","https://openalex.org/W2069199544","https://openalex.org/W2279974209","https://openalex.org/W2594780754","https://openalex.org/W2169957452","https://openalex.org/W2802423915","https://openalex.org/W1995177342","https://openalex.org/W2171918386"],"abstract_inverted_index":{"In":[0,32,81],"this":[1],"paper":[2],"we":[3],"present":[4],"the":[5,30,62,71,93],"design":[6],"of":[7,29],"a":[8],"high":[9],"performance":[10],"32-bit":[11],"ALU":[12,72],"for":[13,26,61],"low":[14],"power":[15,20,48,53,91],"applications.":[16],"We":[17],"use":[18],"dual":[19],"supply":[21],"scheme":[22],"and":[23,50],"CPL":[24],"logic":[25,44],"non-critical":[27],"units":[28],"ALU.":[31],"addition,":[33,82],"latches":[34],"with":[35,77],"only":[36],"n-MOS":[37],"clocked":[38],"transistors":[39],"are":[40],"used":[41],"to":[42,69,86],"interface":[43],"operating":[45],"at":[46],"different":[47],"supplies":[49],"achieve":[51],"static":[52],"free":[54],"operation.":[55],"Our":[56],"simulation":[57],"results":[58],"indicate":[59],"that,":[60],"180nm-65nm":[63],"CMOS":[64],"technologies":[65],"it":[66],"is":[67,84],"possible":[68],"reduce":[70],"total":[73],"energy":[74],"by":[75],"18%-24%,":[76],"minimal":[78],"delay":[79],"degradation.":[80],"there":[83],"up":[85],"22%-32%":[87],"reduction":[88],"in":[89,92],"leakage":[90],"standby":[94],"mode.":[95]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}