{"id":"https://openalex.org/W2113117108","doi":"https://doi.org/10.1145/1013235.1013290","title":"Microarchitectural power modeling techniques for deep sub-micron microprocessors","display_name":"Microarchitectural power modeling techniques for deep sub-micron microprocessors","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2113117108","doi":"https://doi.org/10.1145/1013235.1013290","mag":"2113117108"},"language":"en","primary_location":{"id":"doi:10.1145/1013235.1013290","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Intel Labs, Hillsboro, OR","Intel Labs, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035195018","display_name":"Taeho Kgil","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taeho Kgil","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI","Microprocessor Res., Intel Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Microprocessor Res., Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI","Microprocessor Res., Intel Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Microprocessor Res., Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113456715","display_name":"Todd Austin","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd Austin","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI","Microprocessor Res., Intel Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Microprocessor Res., Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037541525","display_name":"Trevor Mudge","orcid":"https://orcid.org/0000-0001-7845-2187"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trevor Mudge","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI","Microprocessor Res., Intel Labs, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Microprocessor Res., Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037648751"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.3768,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.87838497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"212","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7886803150177002},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7088213562965393},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6624834537506104},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.627171516418457},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5887681245803833},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5436626076698303},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.5278503894805908},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45696088671684265},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.45547249913215637},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43441396951675415},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4159889817237854},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.41425076127052307},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3533715605735779},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3441958725452423},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3432101607322693},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2425304651260376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11162486672401428}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7886803150177002},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7088213562965393},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6624834537506104},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.627171516418457},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5887681245803833},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5436626076698303},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.5278503894805908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45696088671684265},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.45547249913215637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43441396951675415},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4159889817237854},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.41425076127052307},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3533715605735779},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3441958725452423},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3432101607322693},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2425304651260376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11162486672401428},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1013235.1013290","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.6250","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.6250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/islped04/pdffiles/p212.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.62.8667","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.62.8667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~tnm/papers/islpedPower04.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.81.4470","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.4470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~tnm/papers/islpedPower04.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W82597767","https://openalex.org/W1543643719","https://openalex.org/W1562342676","https://openalex.org/W1686420892","https://openalex.org/W2024178767","https://openalex.org/W2053624867","https://openalex.org/W2077471685","https://openalex.org/W2080498121","https://openalex.org/W2102727118","https://openalex.org/W2104225326","https://openalex.org/W2108507737","https://openalex.org/W2110134128","https://openalex.org/W2111880608","https://openalex.org/W2124899825","https://openalex.org/W2132471117","https://openalex.org/W2134907892","https://openalex.org/W2149743155","https://openalex.org/W2156476900","https://openalex.org/W2169263481","https://openalex.org/W6603373251","https://openalex.org/W6632380943"],"related_works":["https://openalex.org/W1595151633","https://openalex.org/W3120511008","https://openalex.org/W1975134759","https://openalex.org/W4285308893","https://openalex.org/W2611592534","https://openalex.org/W3096260662","https://openalex.org/W2095685483","https://openalex.org/W2520487307","https://openalex.org/W2070031695","https://openalex.org/W1716008509"],"abstract_inverted_index":{"The":[0],"need":[1],"to":[2,28,53,98],"perform":[3],"early":[4],"design":[5,22],"studies":[6],"that":[7],"combine":[8],"architectural":[9],"simulation":[10,116,153],"with":[11,112],"power":[12,18,37,79,124],"estimation":[13],"has":[14,19,26,142],"become":[15,20],"critical":[16],"as":[17,87,89,158,160],"a":[21,44,113,121,151,161],"constraint":[23],"whose":[24],"importance":[25],"moved":[27],"the":[29,83,100,144],"fore.":[30],"To":[31],"satisfy":[32],"this":[33,72],"demand":[34],"several":[35],"microarchitectural":[36,47,137],"simulators":[38],"have":[39,51],"been":[40,143],"developed":[41],"around":[42],"SimpleScalar,":[43],"widely":[45],"used":[46],"performance":[48],"simulator.":[49],"They":[50],"proven":[52],"be":[54,157],"very":[55],"useful":[56],"at":[57],"providing":[58],"insights":[59],"into":[60],"power/performance":[61],"trade-offs.":[62],"However,":[63],"they":[64],"are":[65],"neither":[66],"parameterized":[67,78],"nor":[68],"technology":[69,85],"scalable.":[70],"In":[71,130],"paper,":[73],"we":[74],"propose":[75,120],"more":[76,122,135],"accurate":[77],"modeling":[80,125,140],"techniques":[81,102],"reflecting":[82],"actual":[84],"parameters":[86],"well":[88],"input":[90],"switching-events":[91],"for":[92,108,127],"memory":[93],"and":[94,105,138],"execution":[95],"units.":[96],"Compared":[97],"HSPICE,":[99],"proposed":[101],"show":[103],"93%":[104],"91%":[106],"accuracies":[107],"those":[109],"blocks,":[110],"but":[111],"much":[114],"faster":[115],"time.":[117],"We":[118],"also":[119],"realistic":[123],"technique":[126],"external":[128],"I/O.":[129],"general,":[131],"our":[132],"approach":[133],"includes":[134],"detailed":[136],"circuit":[139],"than":[141],"case":[145],"in":[146],"earlier":[147],"simulators,":[148],"without":[149],"incurring":[150],"significant":[152],"time":[154],"overhead--it":[155],"can":[156],"small":[159],"few":[162],"percent.":[163]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}