{"id":"https://openalex.org/W2171695225","doi":"https://doi.org/10.1145/1013235.1013286","title":"Spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses","display_name":"Spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2171695225","doi":"https://doi.org/10.1145/1013235.1013286","mag":"2171695225"},"language":"en","primary_location":{"id":"doi:10.1145/1013235.1013286","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000767141","display_name":"Dennis Sylvester","orcid":"https://orcid.org/0000-0003-2598-0458"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Sylvester","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070239387"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":2.0327,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.87376407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"194","last_page":"199"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7322735786437988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.647742509841919},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.589924693107605},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4968242943286896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48610830307006836},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4748920500278473},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46475091576576233},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.44978225231170654},{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.4379807710647583},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4379523694515228},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4216948449611664},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.41503798961639404},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41412651538848877},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3378902077674866},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2503872215747833},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.23382678627967834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1859343945980072},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13588663935661316},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.10841503739356995},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.089863121509552},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08514469861984253}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7322735786437988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.647742509841919},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.589924693107605},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4968242943286896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48610830307006836},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4748920500278473},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46475091576576233},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.44978225231170654},{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.4379807710647583},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4379523694515228},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4216948449611664},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.41503798961639404},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41412651538848877},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3378902077674866},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2503872215747833},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.23382678627967834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1859343945980072},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13588663935661316},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10841503739356995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.089863121509552},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08514469861984253},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1013235.1013286","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.4316","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.4316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/islped04/pdffiles/p194.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2028260500","https://openalex.org/W2115468024","https://openalex.org/W2128341608","https://openalex.org/W2150419763","https://openalex.org/W2153128082","https://openalex.org/W2163664041","https://openalex.org/W2165072326","https://openalex.org/W2171825402","https://openalex.org/W2532895182","https://openalex.org/W2788230734","https://openalex.org/W6685338420"],"related_works":["https://openalex.org/W1950940422","https://openalex.org/W4283822356","https://openalex.org/W2129146436","https://openalex.org/W2032507829","https://openalex.org/W2118900528","https://openalex.org/W2142702094","https://openalex.org/W2279974209","https://openalex.org/W1995177342","https://openalex.org/W1546248433","https://openalex.org/W2142914495"],"abstract_inverted_index":{"We":[0],"propose":[1],"various":[2,63],"low-latency":[3],"spatial":[4,43],"encoder":[5,85],"circuits":[6,86],"based":[7],"on":[8,23],"bus-invert":[9],"coding":[10],"for":[11,36,53,105,155],"reducing":[12],"peak":[13,77,96,137,148],"energy":[14,97,115],"and":[15,39,44,76,114,142],"current":[16,149],"in":[17,30,81,136],"on-chip":[18,60],"buses":[19,61],"with":[20,34,65,112],"minimum":[21],"penalty":[22],"total":[24],"latency.":[25],"The":[26],"encoders":[27],"are":[28,87],"implemented":[29],"dual-rail":[31],"domino":[32],"logic":[33],"interfaces":[35],"static":[37,40,93,128],"inputs":[38],"buses.":[41],"A":[42,89],"temporally":[45,143],"encoded":[46,92,127,144],"dynamic":[47,145],"bus":[48,94,129,146,157],"technique":[49],"is":[50],"also":[51],"proposed":[52],"higher":[54],"performance":[55],"targets.":[56],"Comparisons":[57],"to":[58,133],"standard":[59],"of":[62,117,151],"lengths":[64],"optimal":[66],"repeater":[67,103],"configurations":[68],"at":[69,110],"the":[70,74,83,118,125,140],"130nm":[71],"node":[72],"show":[73],"energy-delay":[75],"current-delay":[78],"design":[79],"space":[80],"which":[82],"different":[84],"beneficial.":[88],"9mm":[90],"spatially":[91,126,141],"exhibits":[95],"gains":[98],"beyond":[99],"that":[100],"achievable":[101],"through":[102],"optimization":[104],"a":[106],"single":[107],"cycle":[108],"operation":[109],"1GHz,":[111],"delay":[113],"overhead":[116],"encoding":[119],"included.":[120],"For":[121],"throughput":[122],"constrained":[123],"buses,":[124],"can":[130],"provide":[131],"up":[132],"31%":[134],"reduction":[135],"energy,":[138],"while":[139],"yields":[147],"reductions":[150],"more":[152],"than":[153],"50%":[154],"all":[156],"lengths.":[158]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}