{"id":"https://openalex.org/W2105743938","doi":"https://doi.org/10.1145/1013235.1013275","title":"Post-layout leakage power minimization based on distributed sleep transistor insertion","display_name":"Post-layout leakage power minimization based on distributed sleep transistor insertion","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2105743938","doi":"https://doi.org/10.1145/1013235.1013275","mag":"2105743938"},"language":"en","primary_location":{"id":"doi:10.1145/1013235.1013275","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064841888","display_name":"Pietro Babighian","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Pietro Babighian","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Universit \u00e1 di Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Universit \u00e1 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064841888"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":4.743,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.94979575,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"138","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7905083894729614},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.7454288005828857},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7021865248680115},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6902539134025574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6104514002799988},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5114347338676453},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4999656677246094},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4905795156955719},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45631206035614014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4413837790489197},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4408528804779053},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4398314654827118},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4357425570487976},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40502282977104187},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39048221707344055},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35933607816696167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33775410056114197},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2750019431114197},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.192884624004364},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11726757884025574},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08194583654403687},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07088431715965271}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7905083894729614},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.7454288005828857},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7021865248680115},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6902539134025574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6104514002799988},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5114347338676453},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4999656677246094},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4905795156955719},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45631206035614014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4413837790489197},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4408528804779053},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4398314654827118},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4357425570487976},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40502282977104187},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39048221707344055},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35933607816696167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33775410056114197},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2750019431114197},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.192884624004364},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11726757884025574},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08194583654403687},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07088431715965271},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1013235.1013275","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.4465","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.4465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/islped04/pdffiles/p138.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/16224","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/16224","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:1500362","is_oa":false,"landing_page_url":"http://porto.polito.it/1500362/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2004934210","https://openalex.org/W2076469371","https://openalex.org/W2108049334","https://openalex.org/W2119627057","https://openalex.org/W2122846829","https://openalex.org/W2151477922","https://openalex.org/W2158763457","https://openalex.org/W2160880904","https://openalex.org/W2162051978"],"related_works":["https://openalex.org/W2368674508","https://openalex.org/W2155436096","https://openalex.org/W2556750699","https://openalex.org/W2125647168","https://openalex.org/W2117110335","https://openalex.org/W2123025065","https://openalex.org/W3217506815","https://openalex.org/W2076628986","https://openalex.org/W3089456341","https://openalex.org/W1484786756"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,50],"new":[4],"approach":[5],"to":[6],"sub-threshold":[7,26],"leakage":[8,80],"power":[9,81],"reduction":[10],"in":[11,32,59],"CMOS":[12,29],"circuits.":[13],"Our":[14],"technique":[15,94],"is":[16,95],"based":[17],"on":[18,87,110],"automatic":[19],"insertion":[20,43],"of":[21,72],"sleep":[22,41,57],"transistors":[23,58],"for":[24,78,121],"cutting":[25],"current":[27],"when":[28],"gates":[30],"are":[31,44],"stand-by":[33],"mode.":[34],"Area":[35],"and":[36,89,98,114],"speed":[37],"overhead":[38],"caused":[39],"by":[40,107],"transistor":[42],"tightly":[45],"controlled":[46],"thanks":[47],"to:":[48],"(i)":[49],"post-layout":[51,108],"incremental":[52],"modification":[53],"step":[54],"that":[55,68,74],"inserts":[56],"an":[60,65],"existing":[61],"row-based":[62],"layout;":[63],"(ii)":[64],"innovative":[66],"algorithm":[67],"selects":[69],"the":[70],"subset":[71],"cells":[73],"can":[75],"be":[76],"gated":[77],"maximal":[79],"reduction,":[82],"while":[83],"meeting":[84],"user-provided":[85],"constraints":[86],"area":[88],"delay":[90],"increase.":[91],"The":[92],"presented":[93],"highly":[96],"effective":[97],"fully":[99],"compatible":[100],"with":[101,116],"industrial":[102],"back-end":[103],"flows,":[104],"as":[105],"demonstrated":[106],"analysis":[109],"several":[111],"benchmarks":[112],"placed":[113],"routed":[115],"state-of-the":[117],"art":[118],"commercial":[119],"tools":[120],"physical":[122],"design.":[123]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}