{"id":"https://openalex.org/W2158899676","doi":"https://doi.org/10.1145/1013235.1013249","title":"Microarchitectural techniques for power gating of execution units","display_name":"Microarchitectural techniques for power gating of execution units","publication_year":2004,"publication_date":"2004-08-09","ids":{"openalex":"https://openalex.org/W2158899676","doi":"https://doi.org/10.1145/1013235.1013249","mag":"2158899676"},"language":"en","primary_location":{"id":"doi:10.1145/1013235.1013249","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100640454","display_name":"Zhigang Hu","orcid":"https://orcid.org/0000-0002-4482-1535"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zhigang Hu","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044824009","display_name":"Alper Buyuktosunoglu","orcid":"https://orcid.org/0000-0002-5341-8916"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alper Buyuktosunoglu","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101784873","display_name":"V. Srinivasan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Viji Srinivasan","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072328031","display_name":"Victor Zyuban","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Victor Zyuban","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108277262","display_name":"Hans Jacobson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hans Jacobson","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009866527","display_name":"Pradip Bose","orcid":"https://orcid.org/0000-0002-1380-5671"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pradip Bose","raw_affiliation_strings":["IBM T. J. Watson Research Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100640454"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.8868,"has_fulltext":false,"cited_by_count":394,"citation_normalized_percentile":{"value":0.97397361,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.915692925453186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7870150804519653},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.5709556937217712},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5339424014091492},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5263981819152832},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5238211750984192},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5211032629013062},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5022506713867188},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.46356236934661865},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.46227532625198364},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4418625831604004},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4353824257850647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41247469186782837},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40717318654060364},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32863444089889526},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26237279176712036},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1789516806602478},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15773612260818481},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1462801694869995},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.10924497246742249},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10132947564125061},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08077287673950195}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.915692925453186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870150804519653},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.5709556937217712},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5339424014091492},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5263981819152832},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5238211750984192},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5211032629013062},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5022506713867188},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.46356236934661865},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.46227532625198364},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4418625831604004},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4353824257850647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41247469186782837},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40717318654060364},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32863444089889526},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26237279176712036},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1789516806602478},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15773612260818481},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1462801694869995},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.10924497246742249},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10132947564125061},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08077287673950195},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1013235.1013249","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1013235.1013249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.2871","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.2871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/islped04/pdffiles/p032.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1527024979","https://openalex.org/W1981408476","https://openalex.org/W2033110462","https://openalex.org/W2039097694","https://openalex.org/W2069257560","https://openalex.org/W2105504170","https://openalex.org/W2110999128","https://openalex.org/W2112752462","https://openalex.org/W2113774867","https://openalex.org/W2125263803","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2131550330","https://openalex.org/W2145267773","https://openalex.org/W2149432751","https://openalex.org/W2165126693","https://openalex.org/W2916411819"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W574669072","https://openalex.org/W2046826624","https://openalex.org/W4254183379","https://openalex.org/W4213166990"],"abstract_inverted_index":{"Leakage":[0],"power":[1,50,77],"is":[2,54,89],"a":[3,70,131],"major":[4],"concern":[5],"in":[6,188],"current":[7],"and":[8,83,105],"future":[9],"microprocessor":[10],"designs.":[11],"In":[12],"this":[13,87],"paper,":[14],"we":[15],"explore":[16],"the":[17,39,58,66,81,112,127,137,144,150,164,169],"potential":[18,48,79],"of":[19,27,44,60,80,86,126,134,163],"architectural":[20,182],"techniques":[21,95,183],"to":[22,96,120,124,140,153,156,160,168],"reduce":[23],"leakage":[24],"through":[25],"power-gating":[26,45,189],"execution":[28,52,128,165,190],"units.":[29,191],"This":[30],"paper":[31],"first":[32],"develops":[33],"parameterized":[34],"analytical":[35,67],"equations":[36],"that":[37,110,181],"estimate":[38],"break-even":[40,62],"point":[41],"for":[42,49,57,99,122,158],"application":[43],"techniques.":[46],"The":[47,76],"gating":[51,78],"units":[53,85,116,152],"then":[55,90],"evaluated,":[56],"range":[59],"relevant":[61],"points":[63],"determined":[64],"by":[65],"equations,":[68],"using":[69,92,111],"state-of-the-art":[71],"out-of-order":[72],"superscalar":[73],"processor":[74,88],"model.":[75],"floating-point":[82,115],"fixed-point":[84,142,151],"evaluated":[91],"three":[93],"different":[94],"detect":[97],"opportunities":[98],"entering":[100],"sleep":[101,121,157],"mode;":[102],"ideal,":[103],"time-based,":[104],"branch-misprediction-guided.":[106],"Our":[107],"results":[108],"show":[109],"time-based":[113,171],"approach,":[114],"can":[117,184],"be":[118,154,185],"put":[119,155],"up":[123,159],"28%":[125],"cycles":[129,166],"at":[130],"performance":[132,175],"loss":[133],"2%.":[135],"For":[136],"more":[138,162],"difficult":[139],"power-gate":[141],"units,":[143],"branch":[145],"misprediction":[146],"guided":[147],"technique":[148],"allows":[149],"40%":[161],"compared":[167],"simpler":[170],"technique,":[172],"with":[173],"similar":[174],"impact.":[176],"Overall,":[177],"our":[178],"experiments":[179],"demonstrate":[180],"used":[186],"effectively":[187]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":22},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":17},{"year":2018,"cited_by_count":15},{"year":2017,"cited_by_count":15},{"year":2016,"cited_by_count":24},{"year":2015,"cited_by_count":33},{"year":2014,"cited_by_count":28},{"year":2013,"cited_by_count":21},{"year":2012,"cited_by_count":36}],"updated_date":"2026-05-30T09:04:40.226872","created_date":"2025-10-10T00:00:00"}