{"id":"https://openalex.org/W4200296593","doi":"https://doi.org/10.1142/s0218126622501286","title":"DFT with Universal Test Set for All Missing Gate Faults in Reversible Circuits","display_name":"DFT with Universal Test Set for All Missing Gate Faults in Reversible Circuits","publication_year":2021,"publication_date":"2021-12-14","ids":{"openalex":"https://openalex.org/W4200296593","doi":"https://doi.org/10.1142/s0218126622501286"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126622501286","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501286","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025631137","display_name":"Joyati Mondal","orcid":"https://orcid.org/0000-0003-2029-132X"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Joyati Mondal","raw_affiliation_strings":["A. K. Choudhury School of Information Technology, Calcutta University, JD-2, sector-3, Salt Lake City, Kolkata, West Bengal, India"],"raw_orcid":"https://orcid.org/0000-0003-2029-132X","affiliations":[{"raw_affiliation_string":"A. K. Choudhury School of Information Technology, Calcutta University, JD-2, sector-3, Salt Lake City, Kolkata, West Bengal, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083612949","display_name":"Dipak Kumar Kole","orcid":"https://orcid.org/0000-0002-6939-6993"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dipak Kumar Kole","raw_affiliation_strings":["Department of Computer Science, Jalpaiguri Government Engineering College, Jalpaiguri, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Jalpaiguri Government Engineering College, Jalpaiguri, West Bengal, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I127439422","display_name":"Indian Institute of Science Education and Research Kolkata","ror":"https://ror.org/00djv2c17","country_code":"IN","type":"education","lineage":["https://openalex.org/I127439422"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Kolkata, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Kolkata, West Bengal, India","institution_ids":["https://openalex.org/I127439422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Jadavpur University, Kolkata, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jadavpur University, Kolkata, West Bengal, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhargab B. Bhattacharya","raw_affiliation_strings":["Department of Computer Science, IIT Kharagpur, Kharagpur, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, IIT Kharagpur, Kharagpur, West Bengal, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5025631137"],"corresponding_institution_ids":["https://openalex.org/I106542073"],"apc_list":null,"apc_paid":null,"fwci":0.42,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70926761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"31","issue":"10","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.6364740133285522},{"id":"https://openalex.org/keywords/controlled-not-gate","display_name":"Controlled NOT gate","score":0.634587287902832},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5765508413314819},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5608862042427063},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5589848756790161},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5346193909645081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5338566899299622},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5277293920516968},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5230782628059387},{"id":"https://openalex.org/keywords/toffoli-gate","display_name":"Toffoli gate","score":0.5007777214050293},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4942638874053955},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48445725440979004},{"id":"https://openalex.org/keywords/quantum-circuit","display_name":"Quantum circuit","score":0.47813427448272705},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4547502398490906},{"id":"https://openalex.org/keywords/universal-set","display_name":"Universal set","score":0.4447228014469147},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.419005423784256},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4139775037765503},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41340893507003784},{"id":"https://openalex.org/keywords/quantum-gate","display_name":"Quantum gate","score":0.3869365155696869},{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.3663477301597595},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.334720253944397},{"id":"https://openalex.org/keywords/quantum","display_name":"Quantum","score":0.3132459819316864},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3008153736591339},{"id":"https://openalex.org/keywords/quantum-error-correction","display_name":"Quantum error correction","score":0.15850743651390076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15683379769325256},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1267390251159668},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12553298473358154},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11704066395759583},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.11206644773483276},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.11126095056533813}],"concepts":[{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.6364740133285522},{"id":"https://openalex.org/C182953411","wikidata":"https://www.wikidata.org/wiki/Q917713","display_name":"Controlled NOT gate","level":5,"score":0.634587287902832},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5765508413314819},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5608862042427063},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5589848756790161},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5346193909645081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5338566899299622},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5277293920516968},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5230782628059387},{"id":"https://openalex.org/C142465778","wikidata":"https://www.wikidata.org/wiki/Q2502619","display_name":"Toffoli gate","level":5,"score":0.5007777214050293},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4942638874053955},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48445725440979004},{"id":"https://openalex.org/C124148022","wikidata":"https://www.wikidata.org/wiki/Q2122210","display_name":"Quantum circuit","level":5,"score":0.47813427448272705},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4547502398490906},{"id":"https://openalex.org/C102565666","wikidata":"https://www.wikidata.org/wiki/Q1378301","display_name":"Universal set","level":3,"score":0.4447228014469147},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.419005423784256},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4139775037765503},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41340893507003784},{"id":"https://openalex.org/C58849907","wikidata":"https://www.wikidata.org/wiki/Q2118982","display_name":"Quantum gate","level":4,"score":0.3869365155696869},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.3663477301597595},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.334720253944397},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.3132459819316864},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3008153736591339},{"id":"https://openalex.org/C51003876","wikidata":"https://www.wikidata.org/wiki/Q1536431","display_name":"Quantum error correction","level":4,"score":0.15850743651390076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15683379769325256},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1267390251159668},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12553298473358154},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11704066395759583},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.11206644773483276},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.11126095056533813},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126622501286","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126622501286","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W107090609","https://openalex.org/W1590861217","https://openalex.org/W1969196617","https://openalex.org/W1969837086","https://openalex.org/W1983949693","https://openalex.org/W1986167225","https://openalex.org/W2015931928","https://openalex.org/W2041255095","https://openalex.org/W2045682696","https://openalex.org/W2059041305","https://openalex.org/W2073989151","https://openalex.org/W2097386614","https://openalex.org/W2104357040","https://openalex.org/W2106215532","https://openalex.org/W2119365910","https://openalex.org/W2127333923","https://openalex.org/W2138454200","https://openalex.org/W2140136436","https://openalex.org/W2157412946","https://openalex.org/W2159791466","https://openalex.org/W2163236525","https://openalex.org/W2281049502","https://openalex.org/W2406098088","https://openalex.org/W2743341629","https://openalex.org/W2764347725","https://openalex.org/W2809890229","https://openalex.org/W2911604399","https://openalex.org/W2939073527","https://openalex.org/W2947126641","https://openalex.org/W2966725435","https://openalex.org/W3035696144","https://openalex.org/W4237960367","https://openalex.org/W4251109627"],"related_works":["https://openalex.org/W2013303566","https://openalex.org/W3003434219","https://openalex.org/W2956537573","https://openalex.org/W1590861217","https://openalex.org/W2785563510","https://openalex.org/W3106664074","https://openalex.org/W1665240296","https://openalex.org/W2098289641","https://openalex.org/W4200296593","https://openalex.org/W2809890229"],"abstract_inverted_index":{"The":[0,122],"design":[1,95],"of":[2,98,113,152],"reversible":[3,73,82],"logic":[4],"circuits":[5,42],"has":[6,30,133],"received":[7],"considerable":[8],"attention":[9],"in":[10,17,40,71],"recent":[11],"times":[12],"for":[13,37,51],"their":[14],"potential":[15],"use":[16],"implementing":[18],"quantum":[19,41,146],"computers.":[20],"A":[21],"fault":[22,48],"model,":[23,29],"namely,":[24],"the":[25,46,120,140,153],"Missing-Gate":[26],"Fault":[27],"(MGF)":[28],"been":[31,134],"found":[32],"to":[33,45,68,92,118,145],"be":[34],"more":[35],"suitable":[36],"modeling":[38],"defects":[39],"as":[43],"compared":[44,127],"classical":[47],"models":[49],"used":[50],"testing":[52],"conventional":[53],"CMOS":[54],"circuits.":[55],"In":[56,75],"this":[57],"paper,":[58],"we":[59],"propose":[60],"two":[61,99],"design-for-testability":[62],"techniques":[63,125,138,142],"with":[64,85,96,128,143],"universal":[65,110],"test":[66,111],"set":[67,112],"detect":[69,119],"MGFs":[70],"a":[72,93,109],"circuit.":[74],"these":[76,137],"techniques,":[77],"an":[78],"[Formula:":[79,86,115],"see":[80,87,116],"text]":[81,117],"circuit":[83],"implemented":[84],"text]-CNOT":[88],"gates":[89],"is":[90],"transformed":[91],"testable":[94],"addition":[97],"extra":[100],"inputs":[101],"lines":[102],"and":[103,131,149],"some":[104],"additional":[105],"gates,":[106],"which":[107],"uses":[108],"size":[114],"MGFs.":[121,155],"proposed":[123],"DFT":[124],"are":[126],"earlier":[129,141],"works":[130],"it":[132],"shown":[135],"that":[136],"outperform":[139],"respect":[144],"cost":[147],"overhead":[148],"percentage":[150],"detection":[151],"different":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}