{"id":"https://openalex.org/W2621183944","doi":"https://doi.org/10.1142/s0219691317500473","title":"High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA","display_name":"High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2621183944","doi":"https://doi.org/10.1142/s0219691317500473","mag":"2621183944"},"language":"en","primary_location":{"id":"doi:10.1142/s0219691317500473","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0219691317500473","pdf_url":null,"source":{"id":"https://openalex.org/S56986848","display_name":"International Journal of Wavelets Multiresolution and Information Processing","issn_l":"0219-6913","issn":["0219-6913","1793-690X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Wavelets, Multiresolution and Information Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031822793","display_name":"S. S. Divakara","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. S. Divakara","raw_affiliation_strings":["JSS Research Foundation, Mysore, Karnataka 570006, India"],"affiliations":[{"raw_affiliation_string":"JSS Research Foundation, Mysore, Karnataka 570006, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050345487","display_name":"S. Patilkulkarni","orcid":"https://orcid.org/0000-0001-9368-4859"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudarshan Patilkulkarni","raw_affiliation_strings":["Sri Jayachamarajendra College of Engineering, Mysore, Karnataka 570006, India"],"affiliations":[{"raw_affiliation_string":"Sri Jayachamarajendra College of Engineering, Mysore, Karnataka 570006, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109622489","display_name":"Cyril Prasanna Raj","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cyril Prasanna Raj","raw_affiliation_strings":["M. S. College of Engineering, Bangalore, Karnataka 562110, India"],"affiliations":[{"raw_affiliation_string":"M. S. College of Engineering, Bangalore, Karnataka 562110, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031822793"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.182,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55101883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":"05","first_page":"1750047","last_page":"1750047"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7481406331062317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6461569666862488},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.6043106317520142},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5267645120620728},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5065528154373169},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.4713701009750366},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.4570297598838806},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.45154544711112976},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4332973062992096},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.42203420400619507},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37091052532196045},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32755717635154724},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21280226111412048},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19202253222465515},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.16340476274490356}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7481406331062317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6461569666862488},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.6043106317520142},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5267645120620728},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5065528154373169},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.4713701009750366},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.4570297598838806},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.45154544711112976},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4332973062992096},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.42203420400619507},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37091052532196045},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32755717635154724},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21280226111412048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19202253222465515},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.16340476274490356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0219691317500473","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0219691317500473","pdf_url":null,"source":{"id":"https://openalex.org/S56986848","display_name":"International Journal of Wavelets Multiresolution and Information Processing","issn_l":"0219-6913","issn":["0219-6913","1793-690X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Wavelets, Multiresolution and Information Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2004763525","https://openalex.org/W2096268244","https://openalex.org/W2119445186","https://openalex.org/W2123664929","https://openalex.org/W2129276048","https://openalex.org/W2131408363","https://openalex.org/W2167160399","https://openalex.org/W2168717169","https://openalex.org/W2170023599"],"related_works":["https://openalex.org/W4220780102","https://openalex.org/W2410881844","https://openalex.org/W3196334750","https://openalex.org/W1502401885","https://openalex.org/W2004257129","https://openalex.org/W4293327315","https://openalex.org/W4214620071","https://openalex.org/W4287024649","https://openalex.org/W3193327755","https://openalex.org/W3203683271"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"systolic":[3,110],"array-based":[4],"novel":[5],"architecture":[6,53,61,70,112],"for":[7,115],"dual-tree":[8],"complex":[9],"wavelet":[10,21],"transform":[11],"(DTCWT)":[12],"computation":[13,117],"is":[14,40,62,71,105],"designed":[15,54,63],"and":[16,28,33,38,59,75,96],"implemented":[17,76],"on":[18,77,113],"FPGA.":[19,81],"The":[20,51,68],"filter":[22],"coefficients":[23],"of":[24,92],"DTCWT":[25,116],"are":[26],"quantized":[27],"rounded":[29],"to":[30,42,64],"nearest":[31],"integer":[32],"the":[34,85,106],"loss":[35],"in":[36],"rounding":[37],"quantization":[39],"limited":[41],"0.5[Formula:":[43],"see":[44,94,102,124],"text]dB":[45],"as":[46],"compared":[47],"with":[48,109],"software":[49],"implementation.":[50],"parallel":[52],"computes":[55],"row":[56],"elements":[57],"simultaneously":[58],"pipelined":[60],"compute":[65],"column":[66],"elements.":[67],"proposed":[69],"modeled":[72],"using":[73],"Verilog":[74],"Xilinx":[78],"Virtex":[79],"II":[80],"For":[82],"2D":[83],"implementation,":[84],"design":[86,108],"operates":[87],"at":[88,119],"a":[89],"maximum":[90],"frequency":[91],"156[Formula:":[93],"text]MHz":[95],"consumes":[97],"power":[98],"less":[99],"than":[100,122],"3[Formula:":[101],"text]W.":[103],"This":[104],"first":[107],"array":[111],"FPGA":[114],"operating":[118],"frequencies":[120],"greater":[121],"100[Formula:":[123],"text]MHz.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}