{"id":"https://openalex.org/W2082791317","doi":"https://doi.org/10.1142/s0218194012500209","title":"AUTOMATED DEBUGGING OF VERILOG DESIGNS","display_name":"AUTOMATED DEBUGGING OF VERILOG DESIGNS","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2082791317","doi":"https://doi.org/10.1142/s0218194012500209","mag":"2082791317"},"language":"en","primary_location":{"id":"doi:10.1142/s0218194012500209","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218194012500209","pdf_url":null,"source":{"id":"https://openalex.org/S131442419","display_name":"International Journal of Software Engineering and Knowledge Engineering","issn_l":"0218-1940","issn":["0218-1940","1793-6403"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Software Engineering and Knowledge Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075661926","display_name":"Bernhard Peischl","orcid":"https://orcid.org/0000-0002-5440-7223"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"BERNHARD PEISCHL","raw_affiliation_strings":["Softnet Austria, Inffelgasse 16b/II, 8010 Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Softnet Austria, Inffelgasse 16b/II, 8010 Graz, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029566251","display_name":"Naveed Riaz","orcid":"https://orcid.org/0000-0001-5770-2554"},"institutions":[{"id":"https://openalex.org/I36448004","display_name":"Shaheed Zulfiqar Ali Bhutto Institute of Science and Technology","ror":"https://ror.org/05yfc2w21","country_code":"PK","type":"education","lineage":["https://openalex.org/I36448004"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"NAVEED RIAZ","raw_affiliation_strings":["Shaheed Zulfikar Ali Bhutto Institute of Science and Technology, 44000 Islamabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Shaheed Zulfikar Ali Bhutto Institute of Science and Technology, 44000 Islamabad, Pakistan","institution_ids":["https://openalex.org/I36448004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011388533","display_name":"Franz Wotawa","orcid":"https://orcid.org/0000-0002-0462-2283"},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"FRANZ WOTAWA","raw_affiliation_strings":["Institute for Software Technology, Technische Universit\u00e4t Graz, 8010 Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute for Software Technology, Technische Universit\u00e4t Graz, 8010 Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075661926"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3919,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.671356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":"05","first_page":"695","last_page":"723"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10260","display_name":"Software Engineering Research","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8769962787628174},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8598671555519104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.839289665222168},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.6763944625854492},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6231889724731445},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5449123382568359},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5070462226867676},{"id":"https://openalex.org/keywords/root-cause","display_name":"Root cause","score":0.4472370147705078},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4328004717826843},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.41966933012008667},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3673892915248871},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3218247890472412},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2142685353755951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1263577938079834}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8769962787628174},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8598671555519104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.839289665222168},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.6763944625854492},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6231889724731445},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5449123382568359},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5070462226867676},{"id":"https://openalex.org/C84945661","wikidata":"https://www.wikidata.org/wiki/Q7366567","display_name":"Root cause","level":2,"score":0.4472370147705078},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4328004717826843},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.41966933012008667},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3673892915248871},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3218247890472412},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2142685353755951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1263577938079834},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218194012500209","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218194012500209","pdf_url":null,"source":{"id":"https://openalex.org/S131442419","display_name":"International Journal of Software Engineering and Knowledge Engineering","issn_l":"0218-1940","issn":["0218-1940","1793-6403"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Software Engineering and Knowledge Engineering","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W198918365","https://openalex.org/W1500807015","https://openalex.org/W1525885020","https://openalex.org/W1604519563","https://openalex.org/W1964110193","https://openalex.org/W1986146602","https://openalex.org/W2003233756","https://openalex.org/W2011848140","https://openalex.org/W2024678228","https://openalex.org/W2084302879","https://openalex.org/W2107517480","https://openalex.org/W2108309071","https://openalex.org/W2115180022","https://openalex.org/W2127735256","https://openalex.org/W2127920376","https://openalex.org/W2137012271","https://openalex.org/W2140794572","https://openalex.org/W2152889194","https://openalex.org/W2156120365","https://openalex.org/W2156930439","https://openalex.org/W2157337442","https://openalex.org/W2165663378","https://openalex.org/W2169992747","https://openalex.org/W2911331989"],"related_works":["https://openalex.org/W3015039984","https://openalex.org/W2097369591","https://openalex.org/W2082791317","https://openalex.org/W2916312349","https://openalex.org/W3127258852","https://openalex.org/W2369375926","https://openalex.org/W2079167566","https://openalex.org/W3146084168","https://openalex.org/W2066159914","https://openalex.org/W2782201534"],"abstract_inverted_index":{"In":[0],"this":[1],"article":[2],"we":[3],"report":[4],"on":[5,77],"novel":[6,67],"insights":[7],"in":[8],"model-based":[9],"software":[10],"debugging":[11],"of":[12,40,51,74,105],"hardware":[13,54],"description":[14,55],"languages":[15],"(HDLs).":[16],"Today's":[17],"simulation":[18],"driven":[19],"working":[20],"process":[21],"emphasizes":[22],"the":[23,37,44,48,52,78,94,103,106],"need":[24],"for":[25,31,35,47],"exploiting":[26],"test":[27,70,91],"suites":[28,92],"not":[29],"only":[30],"detecting":[32],"but":[33],"also":[34],"localizing":[36],"root":[38],"cause":[39],"misbehavior.":[41],"We":[42],"discuss":[43],"modeling":[45],"approaches":[46],"various":[49],"artifacts":[50],"Verilog":[53],"language":[56],"(blocking":[57],"and":[58,64,84],"non-blocking":[59],"statements,":[60],"expressions,":[61],"execution":[62],"ordering)":[63],"present":[65],"a":[66],"model":[68],"incorporating":[69,90],"suites.":[71],"The":[72],"evaluation":[73],"our":[75],"approach":[76],"well-known":[79],"ISCAS89":[80],"benchmarks":[81],"concerning":[82],"single":[83],"double-fault":[85],"diagnoses":[86],"clearly":[87],"indicates":[88],"that":[89],"into":[93],"fault":[95],"localization":[96],"technique":[97],"(and":[98],"development":[99],"process)":[100],"considerably":[101],"improves":[102],"accuracy":[104],"obtained":[107],"diagnosis":[108],"candidates.":[109]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}