{"id":"https://openalex.org/W2901468223","doi":"https://doi.org/10.1142/s0218127418501493","title":"Easily Cascaded Memristor-CMOS Hybrid Circuit for High-Efficiency Boolean Logic Implementation","display_name":"Easily Cascaded Memristor-CMOS Hybrid Circuit for High-Efficiency Boolean Logic Implementation","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2901468223","doi":"https://doi.org/10.1142/s0218127418501493","mag":"2901468223"},"language":"en","primary_location":{"id":"doi:10.1142/s0218127418501493","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218127418501493","pdf_url":null,"source":{"id":"https://openalex.org/S81011612","display_name":"International Journal of Bifurcation and Chaos","issn_l":"0218-1274","issn":["0218-1274","1793-6551"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Bifurcation and Chaos","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061517548","display_name":"Zhekang Dong","orcid":"https://orcid.org/0000-0003-4639-3834"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhekang Dong","raw_affiliation_strings":["College of Electrical Engineering, Zhejiang University, Hangzhou 310027, P. R. China"],"raw_orcid":"https://orcid.org/0000-0003-4639-3834","affiliations":[{"raw_affiliation_string":"College of Electrical Engineering, Zhejiang University, Hangzhou 310027, P. R. China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066921930","display_name":"Donglian Qi","orcid":"https://orcid.org/0000-0002-6535-2221"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Donglian Qi","raw_affiliation_strings":["College of Electrical Engineering, Zhejiang University, Hangzhou 310027, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical Engineering, Zhejiang University, Hangzhou 310027, P. R. China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103039190","display_name":"Yufei He","orcid":"https://orcid.org/0000-0001-9964-3388"},"institutions":[{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yufei He","raw_affiliation_strings":["Department of Electrical Engineering, The Hong Kong Polytechnic University, Hong Kong, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The Hong Kong Polytechnic University, Hong Kong, P. R. China","institution_ids":["https://openalex.org/I14243506"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068791753","display_name":"Zhao Xu","orcid":"https://orcid.org/0000-0003-4480-7394"},"institutions":[{"id":"https://openalex.org/I14243506","display_name":"Hong Kong Polytechnic University","ror":"https://ror.org/0030zas98","country_code":"HK","type":"education","lineage":["https://openalex.org/I14243506"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhao Xu","raw_affiliation_strings":["Department of Electrical Engineering, The Hong Kong Polytechnic University, Hong Kong, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, The Hong Kong Polytechnic University, Hong Kong, P. R. China","institution_ids":["https://openalex.org/I14243506"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087454088","display_name":"Xiaofang Hu","orcid":"https://orcid.org/0000-0003-3764-2640"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaofang Hu","raw_affiliation_strings":["School of Computer and Information Science, College of Electronics and Information Engineering, Southwest University, Chongqing 400715, P. R. China"],"raw_orcid":"https://orcid.org/0000-0003-3764-2640","affiliations":[{"raw_affiliation_string":"School of Computer and Information Science, College of Electronics and Information Engineering, Southwest University, Chongqing 400715, P. R. China","institution_ids":["https://openalex.org/I142108993"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035048973","display_name":"Shukai Duan","orcid":"https://orcid.org/0000-0002-0040-3796"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shukai Duan","raw_affiliation_strings":["School of Computer and Information Science, College of Electronics and Information Engineering, Southwest University, Chongqing 400715, P. R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Information Science, College of Electronics and Information Engineering, Southwest University, Chongqing 400715, P. R. China","institution_ids":["https://openalex.org/I142108993"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087454088"],"corresponding_institution_ids":["https://openalex.org/I142108993"],"apc_list":null,"apc_paid":null,"fwci":1.515,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.83963493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"28","issue":"12","first_page":"1850149","last_page":"1850149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7539722323417664},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6428630352020264},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6348579525947571},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6099319458007812},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6014966368675232},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5266982316970825},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5076395273208618},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5005736351013184},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49478811025619507},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4833349883556366},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4787280261516571},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.42038416862487793},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40206673741340637},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3804405927658081},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3530251383781433},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2702512741088867},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26419222354888916},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2040618360042572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13774660229682922}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7539722323417664},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6428630352020264},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6348579525947571},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6099319458007812},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6014966368675232},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5266982316970825},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5076395273208618},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5005736351013184},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49478811025619507},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4833349883556366},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4787280261516571},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.42038416862487793},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40206673741340637},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3804405927658081},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3530251383781433},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2702512741088867},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26419222354888916},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2040618360042572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13774660229682922},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218127418501493","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218127418501493","pdf_url":null,"source":{"id":"https://openalex.org/S81011612","display_name":"International Journal of Bifurcation and Chaos","issn_l":"0218-1274","issn":["0218-1274","1793-6551"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Bifurcation and Chaos","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.5}],"awards":[{"id":"https://openalex.org/G3785191556","display_name":null,"funder_award_id":"61601376","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4154108205","display_name":null,"funder_award_id":"61503341","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5424149686","display_name":"\u57fa\u4e8e\u5206\u6570\u9636\u603b\u53d8\u5206\u6a21\u578b\u7684\u591a\u5e27\u56fe\u50cf\u5e8f\u5217\u8d85\u5206\u8fa8\u7387\u91cd\u5efa\u6280\u672f\u7814\u7a76","funder_award_id":"61571394","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1509228150","https://openalex.org/W1578783943","https://openalex.org/W1983254208","https://openalex.org/W2007750458","https://openalex.org/W2007898123","https://openalex.org/W2015570990","https://openalex.org/W2025674646","https://openalex.org/W2036687738","https://openalex.org/W2052793545","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2084961884","https://openalex.org/W2092935387","https://openalex.org/W2094452907","https://openalex.org/W2110134128","https://openalex.org/W2112181056","https://openalex.org/W2114853176","https://openalex.org/W2122246224","https://openalex.org/W2136288682","https://openalex.org/W2143483829","https://openalex.org/W2158853180","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2323986115","https://openalex.org/W2335248059","https://openalex.org/W2367897742","https://openalex.org/W2379133119","https://openalex.org/W2419663043","https://openalex.org/W3101758537","https://openalex.org/W4247151931"],"related_works":["https://openalex.org/W3010731809","https://openalex.org/W1941788997","https://openalex.org/W1513105280","https://openalex.org/W2789662562","https://openalex.org/W2134806353","https://openalex.org/W2169337913","https://openalex.org/W4367312965","https://openalex.org/W2619968078","https://openalex.org/W1509228150","https://openalex.org/W2901468223"],"abstract_inverted_index":{"Memristor":[0],"is":[1,53,66,95,115,126],"a":[2,37,108],"novel":[3],"passive":[4],"electronic":[5],"element":[6],"with":[7,111,142],"resistance-switching":[8],"dynamics.":[9],"Due":[10],"to":[11,68],"the":[12,16,20,29,43,47,56,63,70,82,86,92,123],"threshold":[13],"property":[14],"and":[15,46,74,85,135,149],"variable":[17],"conductivity":[18],"of":[19,31,58,128],"memristive":[21],"element,":[22],"its":[23],"composite":[24],"circuits":[25],"are":[26],"promising":[27],"for":[28,55,99,103],"implementation":[30],"logic":[32,39,60,106,133,140],"operations.":[33,61],"In":[34,89],"this":[35],"paper,":[36],"flexible":[38],"circuit":[40,145],"based":[41],"on":[42],"threshold-type":[44],"memristor":[45],"mature":[48],"complementary":[49],"metal-oxide-semiconductor":[50],"(CMOS)":[51],"technology":[52],"designed":[54],"realization":[57],"Boolean":[59,132],"Specifically,":[62],"proposed":[64,124],"method":[65,125],"able":[67],"perform":[69],"NAND,":[71],"AND,":[72],"OR,":[73],"NOR":[75],"gate":[76],"operations":[77,141],"through":[78],"two":[79],"phases,":[80],"i.e.":[81],"writing":[83],"operation":[84],"reading":[87],"operation.":[88],"such":[90],"implementation,":[91,107],"total":[93],"delay":[94],"very":[96],"small":[97],"especially":[98],"time-sequence":[100],"inputs.":[101],"Furthermore,":[102],"existing":[104],"memristor-based":[105],"contrastive":[109],"analysis":[110],"relevant":[112],"computer":[113],"simulations":[114],"carried":[116],"out.":[117],"The":[118],"experimental":[119],"results":[120],"indicate":[121],"that":[122],"capable":[127],"realizing":[129],"all":[130],"basic":[131],"operations,":[134],"some":[136],"more":[137,143],"complicated":[138],"cascaded":[139],"compact":[144],"structures,":[146],"higher":[147],"efficiency,":[148],"lower":[150],"operating":[151],"cost.":[152]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}