{"id":"https://openalex.org/W2002579610","doi":"https://doi.org/10.1142/s0218127410027179","title":"A SIMPLE CIRCUIT WITH DYNAMIC LOGIC ARCHITECTURE OF BASIC LOGIC GATES","display_name":"A SIMPLE CIRCUIT WITH DYNAMIC LOGIC ARCHITECTURE OF BASIC LOGIC GATES","publication_year":2010,"publication_date":"2010-08-01","ids":{"openalex":"https://openalex.org/W2002579610","doi":"https://doi.org/10.1142/s0218127410027179","mag":"2002579610"},"language":"en","primary_location":{"id":"doi:10.1142/s0218127410027179","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218127410027179","pdf_url":null,"source":{"id":"https://openalex.org/S81011612","display_name":"International Journal of Bifurcation and Chaos","issn_l":"0218-1274","issn":["0218-1274","1793-6551"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Bifurcation and Chaos","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1012.5270","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"I. CAMPOS-CANT\u00d3N","orcid":null},"institutions":[{"id":"https://openalex.org/I196664497","display_name":"Autonomous University of San Luis Potos\u00ed","ror":"https://ror.org/000917t60","country_code":"MX","type":"education","lineage":["https://openalex.org/I196664497"]}],"countries":["MX"],"is_corresponding":true,"raw_author_name":"I. CAMPOS-CANT\u00d3N","raw_affiliation_strings":["Facultad de Ciencias, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Facultad de Ciencias, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico","institution_ids":["https://openalex.org/I196664497"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J. A. PECINA-S\u00c1NCHEZ","orcid":null},"institutions":[{"id":"https://openalex.org/I196664497","display_name":"Autonomous University of San Luis Potos\u00ed","ror":"https://ror.org/000917t60","country_code":"MX","type":"education","lineage":["https://openalex.org/I196664497"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"J. A. PECINA-S\u00c1NCHEZ","raw_affiliation_strings":["Facultad de Ciencias, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Facultad de Ciencias, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico","institution_ids":["https://openalex.org/I196664497"]}]},{"author_position":"middle","author":{"id":null,"display_name":"E. CAMPOS-CANT\u00d3N","orcid":null},"institutions":[{"id":"https://openalex.org/I196664497","display_name":"Autonomous University of San Luis Potos\u00ed","ror":"https://ror.org/000917t60","country_code":"MX","type":"education","lineage":["https://openalex.org/I196664497"]},{"id":"https://openalex.org/I147482076","display_name":"Institute for Scientific and Technological Research","ror":"https://ror.org/03sbzv212","country_code":"MX","type":"funder","lineage":["https://openalex.org/I147482076"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"E. CAMPOS-CANT\u00d3N","raw_affiliation_strings":["Departamento de F\u00edsico Matem\u00e1ticas, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico","Instituto Potosino de Investigaci\u00f3n Cient\u00edfica y Tecnol\u00f3gica, Camino a la presa San Jos\u00e9 2055, 78216, San Luis Potos\u00ed, SLP, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Departamento de F\u00edsico Matem\u00e1ticas, Universidad Aut\u00f3noma de San Luis Potos\u00ed, Alvaro Obreg\u00f3n 64, 78000, San Luis Potos\u00ed, SLP, M\u00e9xico","institution_ids":["https://openalex.org/I196664497"]},{"raw_affiliation_string":"Instituto Potosino de Investigaci\u00f3n Cient\u00edfica y Tecnol\u00f3gica, Camino a la presa San Jos\u00e9 2055, 78216, San Luis Potos\u00ed, SLP, M\u00e9xico","institution_ids":["https://openalex.org/I147482076"]}]},{"author_position":"last","author":{"id":null,"display_name":"H. C. ROSU","orcid":null},"institutions":[{"id":"https://openalex.org/I147482076","display_name":"Institute for Scientific and Technological Research","ror":"https://ror.org/03sbzv212","country_code":"MX","type":"funder","lineage":["https://openalex.org/I147482076"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"H. C. ROSU","raw_affiliation_strings":["Instituto Potosino de Investigaci\u00f3n Cient\u00edfica y Tecnol\u00f3gica, Camino a la presa San Jos\u00e9 2055, 78216, San Luis Potos\u00ed, SLP, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Instituto Potosino de Investigaci\u00f3n Cient\u00edfica y Tecnol\u00f3gica, Camino a la presa San Jos\u00e9 2055, 78216, San Luis Potos\u00ed, SLP, M\u00e9xico","institution_ids":["https://openalex.org/I147482076"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I196664497"],"apc_list":null,"apc_paid":null,"fwci":1.4086,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.84411973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"08","first_page":"2547","last_page":"2551"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.06759999692440033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.06759999692440033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.05350000038743019,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6452999711036682},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6338000297546387},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6244000196456909},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5773000121116638},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5740000009536743},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5644000172615051},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.5401999950408936},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4717999994754791},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46470001339912415}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.671999990940094},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6452999711036682},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6338000297546387},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6244000196456909},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5773000121116638},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5740000009536743},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5644000172615051},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.5401999950408936},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4717999994754791},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46470001339912415},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4474000036716461},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4456999897956848},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.42500001192092896},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4244000017642975},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.42080000042915344},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.3952000141143799},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.3887999951839447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3871000111103058},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.382999986410141},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.374099999666214},{"id":"https://openalex.org/C56949724","wikidata":"https://www.wikidata.org/wiki/Q219079","display_name":"Truth table","level":2,"score":0.3537999987602234},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.3452000021934509},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.33739998936653137},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.33000001311302185},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3149000108242035},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.30309998989105225},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.30059999227523804},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.299699991941452},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.296999990940094},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2703999876976013},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.2680000066757202}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1142/s0218127410027179","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218127410027179","pdf_url":null,"source":{"id":"https://openalex.org/S81011612","display_name":"International Journal of Bifurcation and Chaos","issn_l":"0218-1274","issn":["0218-1274","1793-6551"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Bifurcation and Chaos","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1012.5270","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1012.5270","pdf_url":"https://arxiv.org/pdf/1012.5270","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1012.5270","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1012.5270","pdf_url":"https://arxiv.org/pdf/1012.5270","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1966410745","https://openalex.org/W2014873207","https://openalex.org/W2023726568","https://openalex.org/W2043186906","https://openalex.org/W2082457558","https://openalex.org/W2086805106","https://openalex.org/W2094525414","https://openalex.org/W2104100022","https://openalex.org/W2106736686"],"related_works":[],"abstract_inverted_index":{"We":[0],"report":[1],"experimental":[2],"results":[3],"obtained":[4],"with":[5],"a":[6],"circuit":[7,33,65],"possessing":[8],"dynamic":[9],"logic":[10,41],"architecture":[11],"based":[12],"on":[13],"one":[14],"of":[15,30],"the":[16,31,55],"theoretical":[17],"schemes":[18],"proposed":[19,63],"by":[20],"H.":[21],"Peng":[22],"and":[23,34,45,59,77],"collaborators":[24],"in":[25],"2008.":[26],"The":[27,62],"schematic":[28],"diagram":[29],"electronic":[32,56,64],"its":[35],"implementation":[36],"to":[37,53,68],"get":[38,54],"different":[39],"basic":[40],"gates":[42],"are":[43],"displayed":[44],"discussed.":[46],"In":[47],"particular,":[48],"we":[49],"show":[50],"explicitly":[51],"how":[52],"NOR,":[57],"NAND":[58],"XOR":[60],"gates.":[61],"is":[66],"easy":[67],"build":[69],"because":[70],"it":[71],"employs":[72],"only":[73],"resistors,":[74],"operational":[75],"amplifiers":[76],"comparators.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}