{"id":"https://openalex.org/W2088367300","doi":"https://doi.org/10.1142/s0218126699000098","title":"A SIMULTANEOUS PLACEMENT AND GLOBAL ROUTING ALGORITHM FOR FPGAS WITH POWER OPTIMIZATION","display_name":"A SIMULTANEOUS PLACEMENT AND GLOBAL ROUTING ALGORITHM FOR FPGAS WITH POWER OPTIMIZATION","publication_year":1999,"publication_date":"1999-02-01","ids":{"openalex":"https://openalex.org/W2088367300","doi":"https://doi.org/10.1142/s0218126699000098","mag":"2088367300"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126699000098","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126699000098","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"NOZOMU TOGAWA","raw_affiliation_strings":["Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022001295","display_name":"Kaoru UKAI","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]},{"id":"https://openalex.org/I4210127366","display_name":"Toshiba (South Korea)","ror":"https://ror.org/02mavrn48","country_code":"KR","type":"company","lineage":["https://openalex.org/I1292669757","https://openalex.org/I4210127366"]}],"countries":["JP","KR"],"is_corresponding":false,"raw_author_name":"KAORU UKAI","raw_affiliation_strings":["Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan","Toshiba,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Toshiba,","institution_ids":["https://openalex.org/I4210127366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"MASAO YANAGISAWA","raw_affiliation_strings":["Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109154058","display_name":"Tatsuo Ohtsuki","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"TATSUO OHTSUKI","raw_affiliation_strings":["Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169-8555, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.18270456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"09","issue":"01n02","first_page":"99","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7388455867767334},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7105086445808411},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6536761522293091},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6373414397239685},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6045510172843933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.595905065536499},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.49225082993507385},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49154409766197205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41808775067329407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23547306656837463},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.1786949634552002},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14771512150764465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10574230551719666}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7388455867767334},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7105086445808411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6536761522293091},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6373414397239685},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6045510172843933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.595905065536499},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.49225082993507385},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49154409766197205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41808775067329407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23547306656837463},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.1786949634552002},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14771512150764465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10574230551719666},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126699000098","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126699000098","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2160007289"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2110265185","https://openalex.org/W2002559064","https://openalex.org/W2014521732","https://openalex.org/W2024574431","https://openalex.org/W3012528295","https://openalex.org/W1571681534","https://openalex.org/W2387100797","https://openalex.org/W3183044703","https://openalex.org/W2085308054"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,31,54,108],"simultaneous":[4],"placement":[5,67],"and":[6,25,60,68,84,103,120],"global":[7,49,69],"routing":[8,70],"algorithm":[9,16,75],"for":[10],"FPGAs":[11],"with":[12,65,80],"power":[13,105],"optimization.":[14],"The":[15,74,114],"is":[17,51,101],"based":[18],"on":[19],"hierarchical":[20],"bipartitioning":[21,30],"of":[22,27,56,107,122],"layout":[23,32],"regions":[24],"sets":[26],"logic-blocks.":[28],"When":[29],"region,":[33],"pseudo-blocks":[34,59],"are":[35,71],"introduced":[36],"to":[37,78,86,94],"preserve":[38],"connections":[39,43],"if":[40],"there":[41],"exist":[42],"between":[44],"bipartitioned":[45],"logic-block":[46],"sets.":[47],"A":[48],"route":[50],"represented":[52],"by":[53,91],"sequence":[55],"pseudo-blocks.":[57],"Since":[58],"logic-blocks":[61],"can":[62,111],"be":[63,112],"dealt":[64],"equally,":[66],"processed":[72],"simultaneously.":[73],"gives":[76],"weights":[77],"nets":[79,93],"high":[81],"switching":[82],"probabilities":[83],"attempts":[85],"assign":[87],"the":[88,95,104,118,123],"blocks":[89],"connected":[90],"weighted":[92],"same":[96],"region.":[97],"Thus":[98],"their":[99],"length":[100],"shortened":[102],"consumption":[106],"whole":[109],"circuit":[110],"reduced.":[113],"experimental":[115],"results":[116],"demonstrate":[117],"effectiveness":[119],"efficiency":[121],"algorithm.":[124]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}