{"id":"https://openalex.org/W1990533123","doi":"https://doi.org/10.1142/s0218126698000407","title":"TWO CELLULAR ARCHITECTURES FOR INTEGRATED IMAGE SENSING AND PROCESSING ON A SINGLE CHIP","display_name":"TWO CELLULAR ARCHITECTURES FOR INTEGRATED IMAGE SENSING AND PROCESSING ON A SINGLE CHIP","publication_year":1998,"publication_date":"1998-10-01","ids":{"openalex":"https://openalex.org/W1990533123","doi":"https://doi.org/10.1142/s0218126698000407","mag":"1990533123"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126698000407","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000407","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028954743","display_name":"G. Erten","orcid":null},"institutions":[{"id":"https://openalex.org/I4210147704","display_name":"IC Tech (United States)","ror":"https://ror.org/052ff1r50","country_code":"US","type":"company","lineage":["https://openalex.org/I4210147704"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"GAIL ERTEN","raw_affiliation_strings":["IC Tech, Inc., 4295 Okemos Road, Ste. 100, Okemos, MI 48864, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Tech, Inc., 4295 Okemos Road, Ste. 100, Okemos, MI 48864, USA","institution_ids":["https://openalex.org/I4210147704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105414818","display_name":"Fathi M. A. Salam","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"FATHI M. SALAM","raw_affiliation_strings":["Electrical Engineering, Michigan State University, East Lansing, MI 48824, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Michigan State University, East Lansing, MI 48824, USA","institution_ids":["https://openalex.org/I87216513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.09133185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"08","issue":"05n06","first_page":"637","last_page":"659"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7764094471931458},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7672934532165527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6933022141456604},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5886452794075012},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.585196316242218},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5781955718994141},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5026557445526123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4816792905330658},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4576091468334198},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4237637519836426},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42367109656333923},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4195132553577423},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.32923269271850586},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1402207612991333},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07774615287780762}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7764094471931458},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7672934532165527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6933022141456604},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5886452794075012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.585196316242218},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5781955718994141},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5026557445526123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4816792905330658},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4576091468334198},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4237637519836426},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42367109656333923},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4195132553577423},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.32923269271850586},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1402207612991333},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07774615287780762},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126698000407","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000407","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W190743220","https://openalex.org/W1504979201","https://openalex.org/W1576091324","https://openalex.org/W1658679679","https://openalex.org/W1883407008","https://openalex.org/W1971536445","https://openalex.org/W2051385641","https://openalex.org/W2104151905","https://openalex.org/W2126146713","https://openalex.org/W2131188578","https://openalex.org/W2137979870","https://openalex.org/W2142955965","https://openalex.org/W2148593155","https://openalex.org/W2151162785","https://openalex.org/W2160121923","https://openalex.org/W2740373864"],"related_works":["https://openalex.org/W1657880117","https://openalex.org/W2595172197","https://openalex.org/W2127970246","https://openalex.org/W2084856301","https://openalex.org/W1001352512","https://openalex.org/W4382618745","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W1987128138","https://openalex.org/W4244547561"],"abstract_inverted_index":{"Two":[0],"architectures":[1],"for":[2],"a":[3,17,21,28],"programmable":[4],"image":[5,77],"processor":[6],"with":[7],"on-chip":[8],"light":[9],"sensing":[10],"capability":[11],"are":[12],"described.":[13],"The":[14,25,36,79],"first":[15,34],"is":[16,27],"VLSI":[18,83],"implementation":[19],"of":[20,32,43,56],"cellular":[22],"neural":[23],"network.":[24],"second":[26],"distributed":[29,37],"dual-structure":[30,58],"mutation":[31],"the":[33,41,46,52,57,62,76],"architecture.":[35],"dual":[38],"architecture":[39],"leverages":[40],"speed":[42],"silicon":[44,48],"against":[45],"large":[47],"area":[49],"requirements.":[50],"Moreover,":[51],"innovative":[53],"integrated":[54],"nature":[55],"design":[59],"significantly":[60],"reduces":[61],"bottleneck":[63],"and":[64,86],"computational":[65],"overload":[66],"caused":[67],"by":[68],"data":[69],"transfer":[70],"from":[71],"sensory":[72],"focal":[73],"plane":[74],"to":[75],"processor.":[78],"paper":[80],"also":[81],"describes":[82],"chip":[84],"prototypes":[85],"test":[87],"results.":[88]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}