{"id":"https://openalex.org/W2046082207","doi":"https://doi.org/10.1142/s0218126698000377","title":"NEURAL NETWORK INTEGRATED CIRCUITS WITH SINGLE-BLOCK MIXED SIGNAL ARRAYS","display_name":"NEURAL NETWORK INTEGRATED CIRCUITS WITH SINGLE-BLOCK MIXED SIGNAL ARRAYS","publication_year":1998,"publication_date":"1998-10-01","ids":{"openalex":"https://openalex.org/W2046082207","doi":"https://doi.org/10.1142/s0218126698000377","mag":"2046082207"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126698000377","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000377","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085128358","display_name":"H. Djahanshahi","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"HORMOZ DJAHANSHAHI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"MAJID AHMADI","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007393900","display_name":"G.A. Jullien","orcid":"https://orcid.org/0009-0009-0911-2926"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"GRAHAM A. JULLIEN","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114376306","display_name":"William C. Miller","orcid":"https://orcid.org/0000-0003-3060-0210"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"WILLIAM C. MILLER","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, 401 Sunset, Windsor, Ontario, Canada N9B 3P4, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5085128358"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13921619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"08","issue":"05n06","first_page":"589","last_page":"604"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9513000249862671,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6205894947052002},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.6133623123168945},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6069817543029785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5885194540023804},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5454384684562683},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5265893340110779},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5023250579833984},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4861114025115967},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47594141960144043},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.455466091632843},{"id":"https://openalex.org/keywords/salient","display_name":"Salient","score":0.44445502758026123},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.40908753871917725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39955103397369385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24403634667396545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23858121037483215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22967371344566345},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1832340955734253},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09535810351371765},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09387713670730591}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6205894947052002},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.6133623123168945},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6069817543029785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5885194540023804},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5454384684562683},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5265893340110779},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5023250579833984},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4861114025115967},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47594141960144043},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.455466091632843},{"id":"https://openalex.org/C2780719617","wikidata":"https://www.wikidata.org/wiki/Q1030752","display_name":"Salient","level":2,"score":0.44445502758026123},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.40908753871917725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39955103397369385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24403634667396545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23858121037483215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22967371344566345},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1832340955734253},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09535810351371765},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09387713670730591},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126698000377","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000377","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2031235560","https://openalex.org/W2161335888","https://openalex.org/W2114773158","https://openalex.org/W2548106609","https://openalex.org/W1852277090","https://openalex.org/W1957521530","https://openalex.org/W67308010","https://openalex.org/W2081795747","https://openalex.org/W4283270193","https://openalex.org/W2266281062"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"the":[3,29,49],"design":[4,44,65,76],"and":[5,18,37,55,59,63,66,82,85],"implementation":[6],"of":[7,10,23,31,48],"a":[8,24],"family":[9],"mixed-signal":[11],"neural":[12,33],"network":[13,38],"integrated":[14],"circuits":[15],"for":[16,70],"general":[17],"application-specific":[19],"purposes.":[20],"Regular":[21],"Arrays":[22],"nonlinearly-loaded":[25],"multiplier":[26],"block":[27],"form":[28],"core":[30],"multi-layer":[32],"networks.":[34],"Input-output":[35],"circuitry":[36],"size,":[39],"however,":[40],"vary":[41],"depending":[42],"on":[43],"applications.":[45],"Salient":[46],"features":[47],"present":[50],"architecture,":[51],"such":[52,78],"as":[53,79],"modularity":[54],"reduced":[56],"interconnection":[57],"problems":[58],"areas":[60],"are":[61,68,88],"highlighted":[62],"circuit":[64],"improvements":[67],"presented":[69],"its":[71],"universal":[72],"building":[73],"block.":[74],"Other":[75],"issues":[77],"supply":[80],"voltage":[81],"power":[83],"reduction":[84],"pin":[86],"limitations":[87],"discussed":[89],"together":[90],"with":[91],"experimental":[92],"results.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}