{"id":"https://openalex.org/W2080342157","doi":"https://doi.org/10.1142/s0218126698000353","title":"VLSI FLOATING RESISTORS FOR NEURAL TYPE CELL ARRAYS","display_name":"VLSI FLOATING RESISTORS FOR NEURAL TYPE CELL ARRAYS","publication_year":1998,"publication_date":"1998-10-01","ids":{"openalex":"https://openalex.org/W2080342157","doi":"https://doi.org/10.1142/s0218126698000353","mag":"2080342157"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126698000353","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000353","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072204122","display_name":"L. Sellami","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]},{"id":"https://openalex.org/I189158971","display_name":"United States Naval Academy","ror":"https://ror.org/00znex860","country_code":"US","type":"education","lineage":["https://openalex.org/I1330347796","https://openalex.org/I189158971","https://openalex.org/I3130687028"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L. SELLAMI","raw_affiliation_strings":["Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA","Electrical Engineering Department, U.S. Naval Academy, 105 Maryland Avenue, Annapolis, MD 21402, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"Electrical Engineering Department, U.S. Naval Academy, 105 Maryland Avenue, Annapolis, MD 21402, USA","institution_ids":["https://openalex.org/I189158971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085601592","display_name":"Sanjay Kumar Singh","orcid":"https://orcid.org/0000-0002-8070-7350"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. K. SINGH","raw_affiliation_strings":["Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091032119","display_name":"R.W. Newcomb","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. W. NEWCOMB","raw_affiliation_strings":["Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Microsystems Lab, University of Maryland, College Park, MD 20742, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060599076","display_name":"A. Rasmussen","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. RASMUSSEN","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, The George Washington University, Washington, DC 20052, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, The George Washington University, Washington, DC 20052, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016036076","display_name":"Mona Zaghloul","orcid":"https://orcid.org/0000-0003-1089-5138"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. E. ZAGHLOUL","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, The George Washington University, Washington, DC 20052, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, The George Washington University, Washington, DC 20052, USA","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072204122"],"corresponding_institution_ids":["https://openalex.org/I189158971","https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17025274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"08","issue":"05n06","first_page":"559","last_page":"569"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9463000297546387,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11525","display_name":"Piezoelectric Actuators and Control","score":0.9455000162124634,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.9094158411026001},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8009752035140991},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6930705904960632},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.6664324998855591},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6052778363227844},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5986788272857666},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5075901746749878},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4914335012435913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47607818245887756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.470790296792984},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.44658735394477844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3893383741378784},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29936695098876953},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.13011053204536438},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.11572393774986267},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10836485028266907}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.9094158411026001},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8009752035140991},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6930705904960632},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.6664324998855591},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6052778363227844},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5986788272857666},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5075901746749878},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4914335012435913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47607818245887756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.470790296792984},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.44658735394477844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3893383741378784},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29936695098876953},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.13011053204536438},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.11572393774986267},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10836485028266907}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126698000353","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126698000353","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2152864769","https://openalex.org/W3200945766","https://openalex.org/W2329269747","https://openalex.org/W2063787070","https://openalex.org/W2002166629","https://openalex.org/W2042786651","https://openalex.org/W2337074574","https://openalex.org/W2366357579","https://openalex.org/W4387383959","https://openalex.org/W2022639170"],"abstract_inverted_index":{"Two":[0],"novel":[1],"CMOS":[2,16,27],"circuit":[3],"designs":[4],"implementing":[5],"floating":[6,69],"resistors":[7,30,70],"are":[8,62],"introduced,":[9],"using":[10,57],"the":[11,21,36,66],"structure":[12],"of":[13,52,59],"a":[14],"two-transistor":[15,26],"bilateral":[17,28],"linear":[18,29],"resistor":[19],"in":[20,35,77],"first":[22],"configuration":[23],"and":[24,31],"two":[25],"cascode":[32],"current":[33,46],"mirrors":[34,47],"second":[37],"configuration.":[38],"Linearity":[39],"is":[40],"achieved":[41],"through":[42],"nonlinearity":[43],"cancellation":[44],"via":[45],"over":[48],"an":[49],"applied":[50],"range":[51],"\u00b15V.":[53],"PSpice":[54],"simulation":[55],"results":[56],"parameters":[58],"MOSIS":[60],"transistors":[61],"presented":[63],"to":[64],"verify":[65],"theory.":[67],"These":[68],"can":[71],"be":[72],"used":[73],"for":[74],"coupling":[75],"weights":[76],"VLSI":[78],"neural-type":[79],"cell":[80],"arrays.":[81]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}