{"id":"https://openalex.org/W2082230683","doi":"https://doi.org/10.1142/s0218126697000280","title":"A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems","display_name":"A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems","publication_year":1997,"publication_date":"1997-10-01","ids":{"openalex":"https://openalex.org/W2082230683","doi":"https://doi.org/10.1142/s0218126697000280","mag":"2082230683"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126697000280","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126697000280","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022303121","display_name":"Masao Sato","orcid":"https://orcid.org/0000-0003-1690-9000"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Sato","raw_affiliation_strings":["Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109154058","display_name":"Tatsuo Ohtsuki","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuo Ohtsuki","raw_affiliation_strings":["Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Information and  Communication Engineering, Waseda University, 3-4-1 Okubo,  Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Department of Electronics, Information and Communication Engineering, Waseda University, 3-4-1 Okubo, Shinjuku, Tokyo 169, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.4694,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66596011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"07","issue":"05","first_page":"373","last_page":"393"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7127603888511658},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6850206851959229},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6495862007141113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5975173115730286},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5360828638076782},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5045348405838013},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4677215814590454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3653899133205414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0919124186038971}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7127603888511658},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6850206851959229},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6495862007141113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5975173115730286},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5360828638076782},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5045348405838013},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4677215814590454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3653899133205414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0919124186038971},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126697000280","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126697000280","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W2365007040","https://openalex.org/W2045633099","https://openalex.org/W1970519101","https://openalex.org/W1910575119"],"abstract_inverted_index":{"In":[0,81,128],"this":[1],"paper,":[2],"we":[3,10],"extend":[4],"the":[5,23,42,83,86,99,104,107,120,130,135,149,160,165,174,216],"circuit":[6],"partitioning":[7],"algorithm":[8,20,44,84,131,161,190],"which":[9,22],"had":[11],"proposed":[12],"for":[13,91],"multi-EPGA":[14],"systems":[15],"and":[16,71,73,97,109,138,194],"present":[17],"a":[18,32,49,66,77,185],"new":[19],"in":[21,113,158],"delay":[24,95,212],"of":[25,41,48,55,60,65,68,76,79,89,119,167,219],"each":[26,141,177],"critical":[27,61,100,121,142,150,178],"signal":[28],"path":[29,94,143,151,179,211],"is":[30,45],"within":[31],"specified":[33],"upper":[34,110],"bound":[35],"imposed":[36],"on":[37,103,140,176],"it.":[38],"The":[39,51,117,189,202],"core":[40],"presented":[43],"recursive":[46],"bipartitioning":[47,52,64,75,115],"circuit.":[50],"procedure":[53],"consists":[54],"three":[56],"stages:":[57],"(0)":[58],"detection":[59],"paths;":[62],"(1)":[63],"set":[67,78],"primary":[69,136],"inputs":[70,137],"outputs;":[72],"(2)":[74],"logic-blocks.":[80],"(0),":[82],"computes":[85],"lower":[87,108],"bounds":[88,111],"delays":[90,118],"paths":[92,101,122],"with":[93,125,227],"constraints":[96,213],"detects":[98],"based":[102],"difference":[105],"between":[106,155,169],"dynamically":[112],"every":[114],"procedure.":[116],"are":[123],"reduced":[124],"higher":[126],"priority.":[127],"(1),":[129],"attempts":[132],"to":[133,144,180,196],"assign":[134],"outputs":[139],"one":[145,181],"chip":[146,182,224],"so":[147],"that":[148,206],"does":[152],"not":[153,162],"cross":[154],"chips.":[156],"Finally":[157],"(2),":[159],"only":[163],"decreases":[164],"number":[166,218],"crossings":[168],"chips":[170],"but":[171],"also":[172],"assigns":[173],"logic-blocks":[175],"by":[183],"exploiting":[184],"network":[186],"flow":[187],"technique.":[188],"has":[191],"been":[192],"implemented":[193],"applied":[195],"MCNC":[197],"PARTITIONING":[198],"93":[199],"benchmark":[200],"circuits.":[201],"experimental":[203],"results":[204],"demonstrate":[205],"it":[207],"resolves":[208],"almost":[209],"all":[210],"while":[214],"maintaining":[215],"maximum":[217],"required":[220],"I/O":[221],"blocks":[222],"per":[223],"small":[225],"compared":[226],"conventional":[228],"algorithms.":[229]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}