{"id":"https://openalex.org/W2036214985","doi":"https://doi.org/10.1142/s0218126697000048","title":"Practical Realization of Multiple-Input Exclusive-OR Circuits for Low-Power Applications","display_name":"Practical Realization of Multiple-Input Exclusive-OR Circuits for Low-Power Applications","publication_year":1997,"publication_date":"1997-02-01","ids":{"openalex":"https://openalex.org/W2036214985","doi":"https://doi.org/10.1142/s0218126697000048","mag":"2036214985"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126697000048","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126697000048","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070261581","display_name":"Kun-Jin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Jin Lin","raw_affiliation_strings":["Department of Electrical  Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical  Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical  Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical  Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13788205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"07","issue":"01","first_page":"31","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6422449350357056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6365232467651367},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6279587745666504},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5804821252822876},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5190356969833374},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5078514218330383},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.5030454993247986},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4809924364089966},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4660305678844452},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33819580078125},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.3192424178123474},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2243528962135315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20007172226905823},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15140563249588013}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6422449350357056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6365232467651367},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6279587745666504},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5804821252822876},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5190356969833374},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5078514218330383},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.5030454993247986},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4809924364089966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4660305678844452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33819580078125},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3192424178123474},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2243528962135315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20007172226905823},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15140563249588013},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126697000048","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126697000048","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2791832526","https://openalex.org/W4226211266","https://openalex.org/W24644591","https://openalex.org/W1976462052","https://openalex.org/W2290310756","https://openalex.org/W3080559572","https://openalex.org/W2544418033","https://openalex.org/W4212898802","https://openalex.org/W1017999001","https://openalex.org/W2069653216"],"abstract_inverted_index":{"CMOS":[0,30],"Exclusive-OR":[1,52],"(EXOR)":[2],"gate":[3],"implementation":[4],"using":[5],"conventional":[6,88],"logic":[7,22],"structures":[8,32,67,92],"results":[9],"in":[10,40,86,101,114],"high":[11],"hardware":[12],"cost":[13],"and":[14,51,74,116,129],"long":[15],"propagation":[16],"delay,":[17],"making":[18],"it":[19],"unattractive":[20],"to":[21,95],"designers.":[23],"A":[24],"number":[25],"of":[26,63],"more":[27,75],"efficient":[28],"two-input":[29,83],"EXOR-gate":[31],"with":[33],"only":[34],"six":[35],"transistors":[36,104],"have":[37],"been":[38],"proposed":[39,91],"the":[41],"past.":[42],"In":[43],"many":[44],"applications,":[45],"such":[46,125],"as":[47,126],"parity":[48],"generator,":[49],"checker,":[50],"Sum-of-Product":[53],"(ESOP)":[54],"circuits,":[55],"multiple-input":[56,64],"EXOR":[57,65,84],"circuits":[58,100],"are":[59,68,71,93],"required.":[60],"Two":[61],"kinds":[62],"circuit":[66],"presented,":[69],"which":[70,102],"smaller,":[72],"faster,":[73],"power-saving":[76],"than":[77],"those":[78],"formed":[79],"by":[80],"simply":[81],"connecting":[82],"gates":[85],"a":[87],"way.":[89],"The":[90,112],"shown":[94],"be":[96,106],"suitable":[97],"for":[98,108,121],"ESOP":[99],"four":[103],"can":[105],"saved":[107],"each":[109],"product":[110],"term.":[111],"reduction":[113],"area":[115],"power":[117],"makes":[118],"them":[119],"attractive":[120],"low-power":[122],"required":[123],"applications":[124],"mobile":[127],"computing":[128],"wireless":[130],"communications.":[131]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}