{"id":"https://openalex.org/W2028614626","doi":"https://doi.org/10.1142/s0218126693000204","title":"DIGITAL SIGNAL PROCESSOR-BASED INVESTIGATION OF CHUA'S CIRCUIT FAMILY","display_name":"DIGITAL SIGNAL PROCESSOR-BASED INVESTIGATION OF CHUA'S CIRCUIT FAMILY","publication_year":1993,"publication_date":"1993-06-01","ids":{"openalex":"https://openalex.org/W2028614626","doi":"https://doi.org/10.1142/s0218126693000204","mag":"2028614626"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126693000204","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126693000204","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058028927","display_name":"Michael Peter Kennedy","orcid":"https://orcid.org/0000-0003-3242-1056"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"MICHAEL PETER KENNEDY","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University College Dublin, Belfield, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University College Dublin, Belfield, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038483763","display_name":"Chai Wah Wu","orcid":"https://orcid.org/0000-0002-0657-0683"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"CHAI WAH WU","raw_affiliation_strings":["Electronics Research Laboratory, University of California, Berkeley, CA 94720, USA"],"affiliations":[{"raw_affiliation_string":"Electronics Research Laboratory, University of California, Berkeley, CA 94720, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010935445","display_name":"Stanley Pau","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"STANLEY PAU","raw_affiliation_strings":["Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA","Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA ,"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA ,","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090270966","display_name":"J. Tow","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"JAMES TOW","raw_affiliation_strings":["AT&T Bell Laboratories, 200 Laurel Avenue, Middletown, NJ 07748, USA"],"affiliations":[{"raw_affiliation_string":"AT&T Bell Laboratories, 200 Laurel Avenue, Middletown, NJ 07748, USA","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058028927"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.7591,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75298686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"03","issue":"02","first_page":"269","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8644000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8644000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.7659000158309937,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7641000151634216,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.6887220144271851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641528606414795},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.535783052444458},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.5160788893699646},{"id":"https://openalex.org/keywords/piecewise-linear-function","display_name":"Piecewise linear function","score":0.5043312311172485},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48914220929145813},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.48243841528892517},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.47081097960472107},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.4372440576553345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4010148346424103},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3766654431819916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3411187529563904},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3229266405105591},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2045837640762329},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06482389569282532}],"concepts":[{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.6887220144271851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641528606414795},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.535783052444458},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.5160788893699646},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.5043312311172485},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48914220929145813},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.48243841528892517},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.47081097960472107},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.4372440576553345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4010148346424103},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3766654431819916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3411187529563904},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3229266405105591},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2045837640762329},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06482389569282532},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126693000204","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126693000204","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W2364243492","https://openalex.org/W2352569066","https://openalex.org/W1927072911","https://openalex.org/W3011743605","https://openalex.org/W2351814024","https://openalex.org/W2169993344","https://openalex.org/W2106994312","https://openalex.org/W2128041952","https://openalex.org/W2159637707"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2],"concerned":[3],"with":[4],"exploiting":[5],"the":[6,27],"architecture":[7],"of":[8,29],"a":[9,37],"single-chip":[10],"digital":[11],"signal":[12],"processor":[13],"for":[14],"integrating":[15],"piecewise-linear":[16],"ODEs.":[17],"We":[18],"show":[19],"that":[20,34],"DSPs":[21],"can":[22],"be":[23],"usefully":[24],"applied":[25],"in":[26],"study":[28],"Chua's":[30],"circuit":[31],"family":[32],"provided":[33],"one":[35],"chooses":[36],"multistep":[38],"integration":[39],"algorithm":[40],"which":[41],"exploits":[42],"their":[43],"unique":[44],"single-instruction":[45],"multiply-and-accumulate":[46],"feature.":[47]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}