{"id":"https://openalex.org/W2037609795","doi":"https://doi.org/10.1142/s0218126692000118","title":"ALGORITHM FOR WIRE SIZING OF POWER AND GROUND NETWORKS IN VLSI DESIGNS","display_name":"ALGORITHM FOR WIRE SIZING OF POWER AND GROUND NETWORKS IN VLSI DESIGNS","publication_year":1992,"publication_date":"1992-06-01","ids":{"openalex":"https://openalex.org/W2037609795","doi":"https://doi.org/10.1142/s0218126692000118","mag":"2037609795"},"language":"en","primary_location":{"id":"doi:10.1142/s0218126692000118","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126692000118","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077673172","display_name":"Robi Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122731","display_name":"Digital Wave (United States)","ror":"https://ror.org/02t3fqk56","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122731"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"ROBI DUTTA","raw_affiliation_strings":["Digital Equipment Corporation, Hudson, Massachusetts 01749\u20132809, USA"],"affiliations":[{"raw_affiliation_string":"Digital Equipment Corporation, Hudson, Massachusetts 01749\u20132809, USA","institution_ids":["https://openalex.org/I4210122731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371595","display_name":"Malgorzata Marek-Sadowska","orcid":"https://orcid.org/0000-0002-3934-7031"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"MALGORZATA MAREK-SADOWSKA","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Santa Barbara, CA 93106, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Santa Barbara, CA 93106, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077673172"],"corresponding_institution_ids":["https://openalex.org/I4210122731"],"apc_list":null,"apc_paid":null,"fwci":1.0418,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74598504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"02","issue":"02","first_page":"141","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8514772653579712},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.8344998955726624},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8282077312469482},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.694120466709137},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5668661594390869},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5569806694984436},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.546650230884552},{"id":"https://openalex.org/keywords/power-network","display_name":"Power network","score":0.5426876544952393},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4891224503517151},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45417875051498413},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4453905522823334},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4029272794723511},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3612914979457855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3031539022922516},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.23279640078544617},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0750758945941925},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07458347082138062}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8514772653579712},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.8344998955726624},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8282077312469482},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.694120466709137},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5668661594390869},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5569806694984436},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.546650230884552},{"id":"https://openalex.org/C2989126829","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Power network","level":4,"score":0.5426876544952393},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4891224503517151},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45417875051498413},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4453905522823334},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4029272794723511},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3612914979457855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3031539022922516},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.23279640078544617},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0750758945941925},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07458347082138062},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s0218126692000118","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s0218126692000118","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2004615523","https://openalex.org/W2055638565","https://openalex.org/W2138118262","https://openalex.org/W4229007131","https://openalex.org/W2542708587","https://openalex.org/W2364197307","https://openalex.org/W4381800218","https://openalex.org/W2034853009","https://openalex.org/W2381557379","https://openalex.org/W2020151688"],"abstract_inverted_index":{"Distributing":[0],"power":[1],"and":[2,26,41,53,89],"ground":[3],"to":[4,31,35],"the":[5,18,66,79,106],"elements":[6],"present":[7],"in":[8,17,110],"a":[9,13,51],"VLSI":[10],"chip":[11],"is":[12,85],"very":[14],"crucial":[15],"task":[16],"design":[19],"process.":[20],"Power":[21],"networks":[22],"carry":[23],"substantial":[24],"currents":[25],"wires":[27],"carrying":[28],"them":[29],"have":[30],"be":[32],"carefully":[33],"designed":[34],"avoid":[36],"damage":[37],"caused":[38],"by":[39],"electromigration":[40,88],"should":[42],"not":[43],"experience":[44],"significant":[45],"voltage":[46,90],"drops.":[47],"This":[48],"paper":[49],"presents":[50],"fast":[52],"efficient":[54],"method":[55],"for":[56,102,112],"sizing":[57],"power/ground":[58],"networks.":[59,115],"No":[60],"restrictions":[61],"on":[62],"network":[63],"topology":[64],"or":[65],"number":[67],"of":[68,82],"supplying":[69],"pads":[70],"are":[71,75,93],"imposed.":[72],"Wire":[73],"widths":[74],"calculated":[76],"such":[77],"that":[78],"weighted":[80],"area":[81],"wire":[83],"segments":[84],"minimized":[86],"while":[87],"drops":[91],"constraints":[92],"fulfilled.":[94],"The":[95],"algorithm":[96],"proposed":[97],"here":[98],"runs":[99],"50%":[100],"faster":[101],"unrestricted":[103],"topologies":[104],"than":[105],"best":[107],"methods":[108],"reported":[109],"literature":[111],"tree":[113],"type":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}