{"id":"https://openalex.org/W1980493127","doi":"https://doi.org/10.1142/s021812669200009x","title":"THE IMPACT OF WIRE TOPOLOGY ON SINGLE ROW ROUTING","display_name":"THE IMPACT OF WIRE TOPOLOGY ON SINGLE ROW ROUTING","publication_year":1992,"publication_date":"1992-06-01","ids":{"openalex":"https://openalex.org/W1980493127","doi":"https://doi.org/10.1142/s021812669200009x","mag":"1980493127"},"language":"en","primary_location":{"id":"doi:10.1142/s021812669200009x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812669200009x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078079078","display_name":"Jean R. S. Blair","orcid":"https://orcid.org/0000-0001-7176-6730"},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"JEAN R.S. BLAIR","raw_affiliation_strings":["Department of Computer Science, University of Tennessee, Knoxville, TN 37996, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Tennessee, Knoxville, TN 37996, USA","institution_ids":["https://openalex.org/I75027704"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002602079","display_name":"Errol L. Lloyd","orcid":null},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"ERROL L. LLOYD","raw_affiliation_strings":["Department of Computer and Information Science, University of Delaware, Newark, DE 19716, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Science, University of Delaware, Newark, DE 19716, USA","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078079078"],"corresponding_institution_ids":["https://openalex.org/I75027704"],"apc_list":null,"apc_paid":null,"fwci":0.5209,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61663342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"02","issue":"02","first_page":"101","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7548048496246338},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7189537286758423},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.700581431388855},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6527329087257385},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6452187895774841},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.62114417552948},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3303499221801758},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2622050642967224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22111129760742188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19034820795059204},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16571331024169922}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7548048496246338},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7189537286758423},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.700581431388855},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6527329087257385},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6452187895774841},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.62114417552948},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3303499221801758},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2622050642967224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22111129760742188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19034820795059204},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16571331024169922}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1142/s021812669200009x","is_oa":false,"landing_page_url":"https://doi.org/10.1142/s021812669200009x","pdf_url":null,"source":{"id":"https://openalex.org/S167602672","display_name":"Journal of Circuits Systems and Computers","issn_l":"0218-1266","issn":["0218-1266","1793-6454"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319815","host_organization_name":"World Scientific","host_organization_lineage":["https://openalex.org/P4310319815"],"host_organization_lineage_names":["World Scientific"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Circuits, Systems and Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2374241634","https://openalex.org/W4205718258","https://openalex.org/W2059364457","https://openalex.org/W1989674257"],"abstract_inverted_index":{"Since":[0],"several":[1],"aspects":[2],"of":[3,36,47,76,79,85,93,103,109],"the":[4,24,34,44,48,77,83,97,110],"single":[5],"row":[6],"approach":[7],"to":[8,21],"local":[9],"routing":[10,80],"in":[11,74],"automated":[12],"PCB":[13],"and":[14,82,95,99],"VLSI":[15],"chip":[16],"design":[17],"have":[18,61],"been":[19,28,62],"shown":[20],"be":[22],"NP-complete,":[23],"research":[25],"emphasis":[26],"has":[27],"on":[29,33],"placing":[30],"various":[31,111],"restrictions":[32],"form":[35],"a":[37,107],"solution.":[38],"One":[39],"widely":[40],"used":[41],"restriction":[42],"involves":[43],"topological":[45],"structure":[46],"wires":[49],"that":[50],"interconnect":[51],"common":[52],"signal":[53],"points.":[54],"To":[55],"date,":[56],"four":[57],"basic":[58],"wire":[59,71],"topologies":[60,72],"considered.":[63],"However,":[64],"little":[65],"is":[66],"known":[67],"about":[68],"how":[69],"these":[70],"compare":[73],"terms":[75],"feasibility":[78,98],"instances":[81],"size":[84],"optimal":[86],"solutions.":[87],"This":[88],"paper":[89],"defines":[90],"five":[91],"classes":[92],"routings":[94],"compares":[96],"performance":[100],"(the":[101],"number":[102],"tracks":[104],"necessary":[105],"for":[106],"routing)":[108],"classes.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}